ISL51002-EVALZ Intersil, ISL51002-EVALZ Datasheet - Page 29

• Manufacturer Part Number: ISL51002-EVALZ
• Description: EVAL BOARD FOR ISL51002
• Manufacturer: Intersil

Specifications of ISL51002-EVALZ

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Once the serial address has been transmitted and
acknowledged, one or more bytes of information can be
written to or read from the slave. Communication with the
selected device in the selected direction (read or write) is
ended by a STOP command, where SDA rises while SCL is
high (Figure 3), or a second START command, which is
commonly used to reverse data direction without
relinquishing the bus.
Data on the serial bus must be valid for the entire time SCL
is high (Figure 5). To achieve this, data being written to the
ISL51002 is latched on a delayed version of the rising edge
of SCL. SCL is delayed and deglitched inside the ISL51002
for three crystal clock periods (120ns for a 25MHz crystal) to
eliminate spurious clock pulses that could disrupt serial
communication.
FROM TRANSMITTER
FROM RECEIVER
DATA OUTPUT
DATA OUTPUT
SCL
SDA
SCL FROM
29
SCL
SDA
HOST
FIGURE 4. ACKNOWLEDGE RESPONSE FROM RECEIVER
START
FIGURE 5. VALID DATA CHANGES ON THE SDA BUS
FIGURE 3. VALID START AND STOP CONDITIONS
DATA STABLE
START
1
ISL51002
DATA CHANGE
When the contents of the ISL51002 are being read, the SDA
line is updated after the falling edge of SCL, delayed and
deglitched in the same manner.
Configuration Register Write
Figure 6 shows two views of the steps necessary to write
one or more words to the Configuration Register.
Configuration Register Read
Figure 7 shows two views of the steps necessary to read one
or more words from the Configuration Register.
DATA STABLE
8
STOP
ACKNOWLEDGE
9
September 19, 2007
FN6164.2