A3P1000-PQG208 Actel, A3P1000-PQG208 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A3P1000-PQG208
Manufacturer Part Number
A3P1000-PQG208
Description
FPGA - Field Programmable Gate Array 1M System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P1000-PQG208
Processor Series
A3P1000
Core
IP Core
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
300
Data Ram Size
147456
Delay Time
11.1 ns
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
1000 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P1000-PQG208
Manufacturer:
ACT
Quantity:
24
Company:
Part Number:
A3P1000-PQG208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3P1000-PQG208
Manufacturer:
ACTEL
Quantity:
20 000
Company:
Part Number:
A3P1000-PQG208I
Manufacturer:
AC2
Quantity:
24
Company:
Part Number:
A3P1000-PQG208I
Manufacturer:
NXP
Quantity:
20 000
Company:
Part Number:
A3P1000-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3P1000-PQG208I
Manufacturer:
MICR0SEMI
Quantity:
20 000
Figure 2-12 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers
R
T
Z
Z
Z
stub
0
0
Receiver
+
R
R
S
B-LVDS/M-LVDS
Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to
high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain
any combination of drivers, receivers, and transceivers. Actel LVDS drivers provide the higher drive
current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series
terminations for better signal quality and to control voltage swing. Termination is also required at both
ends of the bus since the driver can be located anywhere on the bus. These configurations can be
implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations.
Multipoint designs using Actel LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A
sample application is given in
section in
Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required
differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: R
R
-
T
EN
R
Z
= 70 Ω, given Z
S
stub
Z
Z
Table
Z
0
0
stub
Transceiver
+
2-92.
R
T
S
0
-
= 50 Ω (2") and Z
EN
R
Z
stub
S
Z
Z
Z
0
0
Figure
stub
Driver
+
R
D
S
2-12. The input and output buffer delays are available in the LVDS
stub
-
EN
R
Z
S
stub
= 50 Ω (~1.5").
R e v i s i o n 9
Z
Z
Z
0
0
stub
Receiver
+
R
R
S
-
EN
R
Z
S
stub
...
Z
Z
0
0
Transceiver
ProASIC3 Flash Family FPGAs
+
R
T
S
-
EN
R
S
S
BIBUF_LVDS
= 60 Ω and
Z
Z
0
0
2- 69
R
T