A54SX32A-PQG208 Actel, A54SX32A-PQG208 Datasheet - Page 16

no-image

A54SX32A-PQG208

Manufacturer Part Number
A54SX32A-PQG208
Description
FPGA - Field Programmable Gate Array 48K System Gates
Manufacturer
Actel
Datasheet

Specifications of A54SX32A-PQG208

Processor Series
A54SX32
Core
IP Core
Number Of Macrocells
1800
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
249
Delay Time
4 ns to 8.4 ns
Supply Voltage (max)
5.25 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
2.25 V
Number Of Gates
32 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A54SX32A-PQG208
Manufacturer:
Actel
Quantity:
135
Part Number:
A54SX32A-PQG208
Manufacturer:
ACTEL
Quantity:
16
Part Number:
A54SX32A-PQG208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A54SX32A-PQG208
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
A54SX32A-PQG208A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A54SX32A-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
SX-A Probe Circuit Control Pins
SX-A devices contain internal probing circuitry that
provides built-in access to every node in a design,
enabling 100% real-time observation and analysis of a
device's internal logic nodes without design iteration.
The probe circuitry is accessed by Silicon Explorer II, an
easy to use, integrated verification and logic analysis tool
that can sample data at 100 MHz (asynchronous) or
66 MHz (synchronous). Silicon Explorer II attaches to a
PC’s standard COM port, turning the PC into a fully
functional 18-channel logic analyzer. Silicon Explorer II
allows designers to complete the design verification
process at their desks and reduces verification time from
several hours per cycle to a few seconds.
The Silicon Explorer II tool uses the boundary-scan ports
(TDI, TCK, TMS, and TDO) to select the desired nets for
verification. The selected internal nets are assigned to the
Figure 1-13 • Probe Setup
1 -1 2
SX-A Family FPGAs
Serial Connection
Silicon Explorer II
v5.3
PRA/PRB pins for observation.
interconnection between Silicon Explorer II and the FPGA
to perform in-circuit verification.
Design Considerations
In order to preserve device probing capabilities, users
should avoid using the TDI, TCK, TDO, PRA, and PRB pins
as input or bidirectional ports. Since these pins are active
during probing, critical input signals through these pins
are not available. In addition, the security fuse must not
be programmed to preserve probing capabilities. Actel
recommends that you use a 70 Ω series termination
resistor on every probe connector (TDI, TCK, TMS, TDO,
PRA, PRB). The 70 Ω series termination is used to prevent
data transmission corruption during probing and
reading back the checksum.
TDI
TCK
TMS
70 Ω
70 Ω
70 Ω
70 Ω
70 Ω
70 Ω
TDO
PRA
PRB
Figure 1-13
SX-A FPGA
illustrates the

Related parts for A54SX32A-PQG208