LFXP6C-4TN144I Lattice, LFXP6C-4TN144I Datasheet - Page 5

• Manufacturer Part Number: LFXP6C-4TN144I
• Description: FPGA - Field Programmable Gate Array 5.8K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd I
• Manufacturer: Lattice

Specifications of LFXP6C-4TN144I

• Number Of Programmable I/os: 100
• Data Ram Size: 73728
• Supply Voltage (max): 3.465 V
• Maximum Operating Temperature: + 100 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.71 V
• Package / Case: TQFP-144
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
Figure 2-1. LatticeXP Top Level Block Diagram
PFU and PFF Blocks
The core of the LatticeXP devices consists of PFU and PFF blocks. The PFUs can be programmed to perform
Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform
Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term
PFU to refer to both PFU and PFF blocks.
Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-2. All the interconnec-
tions to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.
Figure 2-2. PFU Diagram
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
Non-volatile Memory
Programmable
Functional Unit (PFU)
Latch
FF/
LUT4 &
CARRY
D
Programmable I/O Cell
(PIC) includes sysIO
Interface
Slice 0
Latch
FF/
LUT4 &
CARRY
D
Latch
FF/
LUT4 &
CARRY
D
Slice 1
Latch
FF/
LUT4 &
CARRY
D
Routing
Routing
From
2-2
To
Latch
FF/
LUT4 &
CARRY
D
Slice 2
Latch
FF/
CARRY
LUT4 &
D
LatticeXP Family Data Sheet
Latch
FF/
LUT4 &
CARRY
D
Slice 3
Latch
FF/
LUT4 &
CARRY
D
JTAG Port
sysCLOCK PLL
sysMEM Embedded
Block RAM (EBR)
PFF (PFU without
RAM)
Architecture