APA600-PQG208 Actel, APA600-PQG208 Datasheet - Page 80
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
APA600-PQG208
Manufacturer Part Number
APA600-PQG208
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet
1.APA075-FGG144.pdf
(178 pages)
Specifications of APA600-PQG208
Processor Series
APA600
Core
IP Core
Maximum Operating Frequency
150 MHz
Number Of Programmable I/os
454
Data Ram Size
129024
Supply Voltage (max)
2.7 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
APA-Eval-Kit, APA-Eval-BRD1, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, Flashpro 4, Flashpro 3, Flashpro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
2.3 V
Number Of Gates
600 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
APA600-PQG208
Manufacturer:
ACTEL
Quantity:
101
Company:
Part Number:
APA600-PQG208
Manufacturer:
Actel
Quantity:
135
Part Number:
APA600-PQG208
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Company:
Part Number:
APA600-PQG208A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
APA600-PQG208I
Manufacturer:
Actel
Quantity:
14
Company:
Part Number:
APA600-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Synchronous FIFO Read, Pipeline Mode Outputs (Synchronous Pipelined)
Note: The plot shows the normal operation status.
Figure 2-43 • Synchronous FIFO Read, Pipeline Mode Outputs (Synchronous Pipelined)
Table 2-66 • T
2 -7 0
Symbol t
CCYC
CMH
CML
ECBA
FCBA
ECBH, FCBH,
THCBH
OCA
OCH
RDCH
RDCS
RPCA
RPCH
HCBA
Note: *At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMS), 3.0 ns.
ProASIC
PLUS
xxx
T
J
J
Flash Family FPGAs
= 0°C to 110°C; V
= –55°C to 150°C, V
Cycle time
Clock high phase
Clock low phase
New EMPTY access from RCLKS ↓
FULL ↓ access from RCLKS ↓
Old EMPTY, FULL, EQTH, & GETH valid hold
time from RCLKS ↓
New DO access from RCLKS ↑
Old DO valid from RCLKS ↑
RDB hold from RCLKS ↑
RDB setup to RCLKS ↑
New RPE access from RCLKS ↑
Old RPE valid from RCLKS ↑
EQTH or GETH access from RCLKS ↓
EQTH, GETH
Description
DD
RDATA
EMPTY
RCLK
FULL
DD
RDB
RPE
= 2.3 V to 2.7 V for Commercial/Industrial
t RDCS
= 2.3 V to 2.7 V for Military/MIL-STD-883
t RDCH
t ECBH , t FCBH
Cycle Start
t CMH
Min.
3.0*
3.0*
v5.9
Old Data Out
t CCYC
7.5
3.0
3.0
2.0
0.5
1.0
4.0
4.5
Old RPE Out
t THCBH
t HCBA
Max.
0.75
t CML
1.0
1.0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t RPCA
New Valid Data Out
Empty/full/thresh are invalid from the end of
hold until the new access is complete
New RPE Out
t OCA
t ECBA , t FCBA
t RPCH
t OCH
Notes