A42MX16-TQG176 Actel, A42MX16-TQG176 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A42MX16-TQG176
Manufacturer Part Number
A42MX16-TQG176
Description
FPGA - Field Programmable Gate Array 24K System Gates
Manufacturer
Actel
Datasheet
1.A40MX04-PLG44.pdf
(124 pages)
Specifications of A42MX16-TQG176
Processor Series
A42MX16
Core
IP Core
Number Of Macrocells
608
Maximum Operating Frequency
250 MHz
Number Of Programmable I/os
140
Delay Time
5.6 ns
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
3 V
Number Of Gates
24 K
Package / Case
TQFP-176
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A42MX16-TQG176
Manufacturer:
Actel
Quantity:
135
Company:
Part Number:
A42MX16-TQG176
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A42MX16-TQG176
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Company:
Part Number:
A42MX16-TQG176A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
A42MX16-TQG176I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Figure 1-11 • Fuselock
Programming
Device programming is supported through the Silicon
Sculptor series of programmers. Silicon Sculptor II is a
compact,
programmer for the PC. With standalone software,
Silicon Sculptor II is designed to allow concurrent
programming of multiple units from the same PC.
Silicon Sculptor II programs devices independently to
achieve the fastest programming times possible. After
being programmed, each fuse is verified to insure that it
has been programmed correctly. Furthermore, at the end
of programming, there are integrity tests that are run to
ensure no extra fuses have been programmed. Not only
does
Table 1 •
Power-Up/Down in Mixed-Voltage Mode
When powering up 42MX in mixed voltage mode
(V
or equal to V
V
protection junction on the I/Os will be forward-biased or
the I/Os will be at logical HIGH, and I
levels. For power-down, any sequence with V
V
Device
40MX
42MX
CCI
CCI
CCA
exceeds V
can be implemented.
= 5.0V and V
it
robust,
Voltage Support of MX Devices
test
CCI
CCA
5.0V
3.3V
V
throughout the power-up sequence. If
–
–
–
CC
during power up, either the I/Os' input
CCI
fuses
single-site
= 3.3V), V
u
e
(both
V
5.0V
3.3V
5.0V
CCA
–
™
–
CCA
and
must be greater than
programmed
multi-site
CC
V
5.0V
3.3V
3.3V
CCI
–
–
rises to high
CCA
device
Maximum Input Tolerance
and
and
v6.1
nonprogrammed), Silicon Sculptor II also allows self-test
to verify its own hardware extensively.
The procedure for programming an MX device using
Silicon Sculptor II is as follows:
1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming
When the design is ready to go to production, Actel
offers
through
Programming from the factory.
For more details on programming MX devices, please
refer to the
Silicon Sculptor II
Power Supply
MX devices are designed to operate in both 5.0V and
3.3V environments. In particular, 42MX devices can
operate in mixed 5.0V/3.3V systems.
voltage support of MX devices.
Low Power Mode
42MX devices have been designed with a Low Power
Mode. This feature, activated with setting the special LP
pin to HIGH for a period longer than 800 ns, is
particularly useful for battery-operated systems where
battery life is a primary concern. In this mode, the core of
the device is turned off and the device consumes minimal
power with low standby current. In addition, all input
buffers are turned off, and all outputs and bidirectional
buffers are tristated. Since the core of the device is
turned off, the states of the registers are lost. The device
must be re-initialized when exiting Low Power Mode. I/
Os can be driven during LP mode, and clock pins should
be driven HIGH or LOW and should not float to avoid
drawing current. To exit LP mode, the LP pin must be
pulled LOW for over 200 µs to allow for charge pumps to
power up, and device initialization will begin.
5.5V
3.6V
5.5V
3.6V
5.5V
device
distribution
Programming Antifuse Devices
volume-programming
user's guides.
Nominal Output Voltage
partners
40MX and 42MX FPGA Families
Table 1
5.0V
3.3V
5.0V
3.3V
3.3V
or
services
via
describes the
In-House
and the
either
1-7