LFXP3C-4TN100C Lattice, LFXP3C-4TN100C Datasheet - Page 208

• Manufacturer Part Number: LFXP3C-4TN100C
• Description: FPGA - Field Programmable Gate Array 3.1K LUTs 62 I/O 1.8/2.5/3.3V -4 Spd
• Manufacturer: Lattice

Specifications of LFXP3C-4TN100C

• Number Of Programmable I/os: 62
• Data Ram Size: 55296
• Supply Voltage (max): 3.465 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.71 V
• Package / Case: TQFP-100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
Figure 9-49. FIFO_DC With Output Registers, End of Data Read Cycle
Finally, if you select the option enable output register with RdEn, it still delays the data out by one clock cycle (as
compared to the non-pipelined FIFO_DC), and the RdEn should be high also during that clock cycle. Otherwise the
data takes an extra clock cycle when the RdEn is goes true.
Figure 9-50. FIFO_DC With Output Registers and RdEn on Output Registers
RPReset
RPReset
WrClock
RdClock
WrClock
RdClock
Almost
Almost
Almost
Almost
Empty
Empty
Empty
Empty
Reset
Reset
WrEn
RdEn
WrEn
RdEn
Data
Data
Full
Full
Full
Full
Q
Q
Data_N-4
Data_N-3
Invalid Q
Data_N-2
9-43
Invalid Data
Invalid Data
Data_1
Data_1
LatticeECP/EC and LatticeXP Devices
Data_N
Data_2
Data_3
Memory Usage Guide