A3P1000-FGG144 Actel, A3P1000-FGG144 Datasheet - Page 99
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A3P1000-FGG144
Manufacturer Part Number
A3P1000-FGG144
Description
FPGA - Field Programmable Gate Array 1M System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P1000-FGG144
Processor Series
A3P1000
Core
IP Core
Maximum Operating Frequency
350 MHz
Number Of Programmable I/os
300
Data Ram Size
147456
Delay Time
11.1 ns
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
1000 K
Package / Case
FPBGA-144
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P1000-FGG144
Manufacturer:
ACT
Quantity:
99
Company:
Part Number:
A3P1000-FGG144
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3P1000-FGG144
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Company:
Part Number:
A3P1000-FGG144I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3P1000-FGG144I
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Company:
Part Number:
A3P1000-FGG144M
Manufacturer:
BROADCOM
Quantity:
101
Company:
Part Number:
A3P1000-FGG144T
Manufacturer:
ACTEL
Quantity:
30 000
Company:
Part Number:
A3P1000-FGG144T
Manufacturer:
Microsemi SoC
Quantity:
10 000
Table 2-105 • Combinatorial Cell Propagation Delays
Combinatorial Cell
INV
AND2
NAND2
OR2
NOR2
XOR2
MAJ3
XOR3
MUX2
AND3
Note:
For specific junction temperature and voltage supply levels, refer to
Commercial-Case Conditions: T
Timing Characteristics
VersaTile Specifications as a Sequential Module
The ProASIC3 library offers a wide variety of sequential cells, including flip-flops and latches. Each has a
data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a
representative sample from the library. For more details, refer to the
Macro Library
Figure 2-25 • Sample of Sequential Cells
Guide.
Y = MAJ(A, B, C)
Y = A
Y = A !S + B S
Y = A · B · C
Y = !(A + B)
Y = !(A · B)
Y = A
Equation
Y = A + B
Y = A · B
Y = !A
⊕
Data
Data
CLK
CLK
CLR
⊕
B
⊕
B
C
D
D
J
DFN1C1
DFN1
= 70°C, Worst-Case VCC = 1.425 V
Parameter
Q
Q
t
t
t
t
t
t
t
t
t
t
R e v i s i o n 9
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
Out
Out
0.40
0.47
0.47
0.49
0.49
0.74
0.70
0.87
0.51
0.56
–2
Table 2-6 on page 2-6
Data
Data
CLK
CLK
PRE
En
En
Fusion, IGLOO/e, and ProASIC3/E
D
D
DFI1E1P1
DFN1E1
0.46
0.54
0.54
0.55
0.55
0.84
0.79
1.00
0.58
0.64
–1
ProASIC3 Flash Family FPGAs
Q
Q
for derating values.
Out
Out
0.54
0.63
0.63
0.65
0.65
0.99
0.93
1.17
0.68
0.75
Std.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 85