TSL2581CS TAOS, TSL2581CS Datasheet - Page 8

Light to Digital Converters Light to Digital 30x Sensitivity

TSL2581CS

Manufacturer Part Number
TSL2581CS
Description
Light to Digital Converters Light to Digital 30x Sensitivity
Manufacturer
TAOS
Datasheet

Specifications of TSL2581CS

Data Bus Width
16 bit
Peak Wavelength
625 nm, 850 nm
Maximum Operating Frequency
795 KHz
Operating Supply Voltage
2.7 V to 3.6 V
Operating Current
175 uA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
- 30 C
Interface Type
I2C
Maximum Fall Time
300 ns
Maximum Rise Time
300 ns
Mounting Style
SMD/SMT
Resolution
16 bit
Package / Case
DFN-6
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TSL2581CS
Manufacturer:
TAOS
Quantity:
8 000
TSL2580, TSL2581
LIGHT-TO-DIGITAL CONVERTER
TAOS098 − MARCH 2010
Analog-to-Digital Converter
Digital Interface
NOTE: The Slave and SMB Alert Addresses are 7 bits. Please note the SMBus and I
SMBus and I
8
Copyright E 2010, TAOS Inc.
The TSL258x contains two integrating analog-to-digital converters (ADC) that integrate the currents from the
channel 0 and channel 1 photodiodes. Integration of both channels occurs simultaneously, and upon completion
of the conversion cycle the conversion result is transferred to the channel 0 and channel 1 data registers,
respectively. The transfers are double buffered to ensure that invalid data is not read during the transfer. After
the transfer, the device automatically begins the next integration cycle.
Interface and control of the TSL258x is accomplished through a two-wire serial interface to a set of registers
that provide access to device control functions and output data. The serial interface is compatible with System
Management Bus (SMBus) versions 1.1 and 2.0, and I
addresses that are selectable via an external pin (ADDR SEL). The slave address options are shown in Table 1.
Each Send and Write protocol is, essentially, a series of bytes. A byte sent to the TSL258x with the most
significant bit (MSB) equal to 1 will be interpreted as a COMMAND byte. The lower four bits of the COMMAND
byte form the register select address (see Table 2), which is used to select the destination for the subsequent
byte(s) received. The TSL258x responds to any Receive Byte requests with the contents of the register
specified by the stored register select address.
The TSL258x implements the following protocols of the SMB 2.0 specification:
D
D
D
D
D
D
D
The TSL258x implements the following protocols of the Philips Semiconductor I
D
D
be appended to the slave address by the master device to properly communicate with the TSL258x device.
Send Byte Protocol
Receive Byte Protocol
Write Byte Protocol
Write Word Protocol
Read Word Protocol
Block Write Protocol
Block Read Protocol
I
I
2
2
C Write Protocol
C Read (Combined Format) Protocol
2
C Protocols
ADDR SEL TERMINAL LEVEL
GND
Float
VDD
Table 1. Slave Address Selection
PRINCIPLES OF OPERATION
r
www.taosinc.com
SLAVE ADDRESS
0101001
1001001
0111001
2
C bus Fast-Mode. The TSL258x offers three slave
2
C protocols on pages 10 through 12. A read/write bit should
r
SMB ALERT ADDRESS
0001100
0001100
0001100
2
C specification:
The LUMENOLOGY r Company

Related parts for TSL2581CS