V2DIP1-64 FTDI, V2DIP1-64 Datasheet - Page 26
![Interface Modules & Development Tools USB Vinculum-II 64 Pin Mod 1 USB Port](/photos/15/88/158855/vinculum_sml.jpg)
V2DIP1-64
Manufacturer Part Number
V2DIP1-64
Description
Interface Modules & Development Tools USB Vinculum-II 64 Pin Mod 1 USB Port
Manufacturer
FTDI
Datasheet
1.V2DIP1-64.pdf
(27 pages)
Specifications of V2DIP1-64
Interface Type
USB, Serial, UART, FIFO, SPI
Data Bus Width
Serial, 8 bit
Operating Supply Voltage
5 V
Product
Interface Modules
For Use With/related Products
VNC2-64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Document Reference No.: FT_000165
V2DIP1-64 VNCL2-64Q Development Module Datasheet Version 1.0
Clearance No.: FTDI# 154
Appendix B – List of Figures and Tables
List of Figures
Figure 1.1 - V2DIP1 64 .................................................................................................................. 1
Figure 3.1 - V2DIP1-64 Module Pin Out (Top View) .......................................................................... 4
Figure 3.2 - V2DIP1-64 Module Pin Out (Bottom View) ..................................................................... 5
Figure 3.3 – Asynchronous FIFO Mode Read and Write Cycle. ........................................................... 15
Figure 3.4 - Synchronous FIFO Mode Read and Write Cycle .............................................................. 16
Figure 5.1 Additional USB Port Configuration .................................................................................. 20
Figure 6.1 - V2DIP1-64 Dimensions (Top View) .............................................................................. 21
Figure 6.2 - V2DIP1-64 Dimensions (Side View) ............................................................................. 21
Figure 7.1 - V2DIP1-64 Schematics ......................................................................................... 22
List of Tables
Table 3.1 - Pin Signal Descriptions .................................................................................................. 6
Table 3.2 - Default Interface I/O Pin Configuration ........................................................................... 8
Table 3.3 - Data and Control Bus Signal Mode Options – UART ......................................................... 10
Table 3.4 - Data and Control Bus Signal Mode Options – SPI Slave ................................................... 11
Table 3.5 - Data and Control Bus Signal Mode Options – SPI Master ................................................. 12
Table 3.6 - Data and Control Bus Signal Mode Options – Parallel FIFO Interface ................................. 14
Table 3.7 - Asynchronous FIFO Mode Read Cycle Timing .................................................................. 15
Table 3.8 - Data and Control Bus Signal Mode Options – Synchronous FIFO mode .............................. 16
Table 3.9 - Synchronous FIFO Mode Read and Write Cycle Timing .................................................... 17
Table 3.10 - Signal Name and Description – Debugger Interface ....................................................... 18
Copyright © 2010 Future Technology Devices International Limited
25