XC3S1600E-4FG484I Xilinx Inc, XC3S1600E-4FG484I Datasheet - Page 79

• Manufacturer Part Number: XC3S1600E-4FG484I
• Description: IC FPGA SPARTAN 3E 484FBGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3Er

Specifications of XC3S1600E-4FG484I

• Number Of Logic Elements/cells: 33192
• Number Of Labs/clbs: 3688
• Total Ram Bits: 663552
• Number Of I /o: 376
• Number Of Gates: 1600000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-BBGA
• Dc: 1121
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

PROM and the FPGA’s SPI configuration interface. Each
SPI Flash PROM vendor uses slightly different signal nam-
ing. The SPI Flash PROM’s write protect and hold controls
Table 54: Example SPI Flash PROM Connections and Pin Naming
The mode select pins, M[2:0], and the variant select pins,
VS[2:0] are sampled when the FPGA’s INIT_B output goes
High and must be at defined logic levels during this time.
After configuration, when the FPGA’s DONE output goes
High, these pins are all available as full-featured user-I/O
pins.
enable pull-up resistors on all user-I/O pins or High to dis-
DS312-2 (v3.8) August 26, 2009
Product Specification
W
DATA_IN
DATA_OUT
SELECT
CLOCK
WR_PROTECT
HOLD
(see
RESET
(see
RDY/BUSY
(see
P
SPI Flash Pin
Table 54
Similarly, the FPGA’s HSWAP pin must be Low to
Figure
Figure
Figure
W
R
shows the connections between the SPI Flash
53)
54)
54)
MOSI
DIN
CSO_B
CCLK
Not required for FPGA configuration. Must be
High to program SPI Flash. Optional
connection to FPGA user I/O after
configuration.
Not required for FPGA configuration but must
be High during configuration. Optional
connection to FPGA user I/O after
configuration. Not applicable to Atmel
DataFlash.
Only applicable to Atmel DataFlash. Not
required for FPGA configuration but must be
High during configuration. Optional
connection to FPGA user I/O after
configuration. Do not connect to FPGA’s
PROG_B as this will prevent direct
programming of the DataFlash.
Only applicable to Atmel DataFlash and only
available on certain packages. Not required
for FPGA configuration. Output from
DataFlash PROM. Optional connection to
FPGA user I/O after configuration.
FPGA Connection
www.xilinx.com
are not used by the FPGA during configuration. However,
the HOLD pin must be High during the configuration pro-
cess. The PROM’s write protect input must be High in order
to write or program the Flash memory.
able the pull-up resistors. The HSWAP control must remain
at a constant logic level throughout FPGA configuration.
After configuration, when the FPGA’s DONE output goes
High, the HSWAP pin is available as full-featured user-I/O
pin and is powered by the VCCO_0 supply.
In a single-FPGA application, the FPGA’s DOUT pin is not
used but is actively driving during the configuration process.
STMicro
HOLD
N/A
N/A
W
Q
D
S
C
NexFlash
HOLD
CLK
WP
N/A
N/A
DO
CS
DI
Technology
Storage
Silicon
HOLD#
WP#
SCK
CE#
N/A
N/A
SO
Functional Description
SI
RDY/BUSY
DataFlash
RESET
Atmel
SCK
N/A
WP
SO
CS
SI
79