CYWUSB6935-48LFXC Cypress Semiconductor Corp, CYWUSB6935-48LFXC Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYWUSB6935-48LFXC
Manufacturer Part Number
CYWUSB6935-48LFXC
Description
IC USB WIRELESS 2.4GHZ 48VQFN
Manufacturer
Cypress Semiconductor Corp
Specifications of CYWUSB6935-48LFXC
Frequency
2.4GHz
Data Rate - Maximum
62.5kbps
Modulation Or Protocol
DSSS, GFSK
Applications
AMR, ISM, RKE
Power - Output
0dBm
Sensitivity
-95dBm
Voltage - Supply
2.7 V ~ 3.6 V
Current - Receiving
57.7mA
Current - Transmitting
69.1mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Transmitting Current
69.1mA
Data Rate
62.5Kbps
Frequency Range
2.4GHz To 2.483GHz
Modulation Type
GFSK
Rf Ic Case Style
QFN
No. Of Pins
48
Supply Voltage Range
2.7V To 3.6V
Operating
RoHS Compliant
Sensitivity Dbm
-95dBm
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-1625
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CYWUSB6935-48LFXC
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
CYWUSB6935-48LFXC
Manufacturer:
CIRRUS
Quantity:
20 000
Document 38-16008 Rev. *A
Bit
7:0
Bit
7:0 Valid
Bit
7:0
Bit
7:0
Name
Name
Data
Name Description
Valid
Name
Data
7
7
7
7
Addr: 0x0A
Addr: 0x0B
Addr: 0x0C
Addr: 0x09
These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A “1” indicates that the
corresponding data bit is valid for Channel B.
If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register
(Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). This register
is read-only.
Description
Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3,
followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.
Description
These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A “1” indicates that the
corresponding data bit is valid for Channel A.
If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A
register (Reg 0x09) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0A). This
register is read-only.
Description
Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3,
followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.
6
6
6
6
5
5
5
5
Figure 7-13. Receive SERDES Valid B
Figure 7-11. Receive SERDES Valid A
Figure 7-10. Receive SERDES Data A
Figure 7-12. Receive SERDES Data B
REG_RX_VALID_A
REG_RX_VALID_B
REG_RX_DATA_A
REG_RX_DATA_B
4
4
4
4
Data
Valid
Data
Valid
3
3
3
3
2
2
2
2
1
1
1
1
CYWUSB6935
Default: 0x00
Default: 0x00
Default: 0x00
Default: 0x00
Page 14 of 32
0
0
0
0