MC33596FCAER2 Freescale Semiconductor, MC33596FCAER2 Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC33596FCAER2
Manufacturer Part Number
MC33596FCAER2
Description
IC UHF RECEIVER PLL TUNED 32-QFN
Manufacturer
Freescale Semiconductor
Datasheet
1.MC33596FCAE.pdf
(70 pages)
Specifications of MC33596FCAER2
Frequency
304, 315, 426, 434, 868 & 915MHz
Sensitivity
-104dBm
Data Rate - Maximum
22.4 kBaud
Modulation Or Protocol
FSK, OOK
Applications
General Data Transfer
Current - Receiving
10.3mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
2.7 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-20°C ~ 85°C
Package / Case
32-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
How this register is used is determined by the FRM bit, which is described below.
FRM = 0 (User Friendly Access)
Bits F[11:0] define the carrier frequency F
automatically to F
FRM = 1 (Direct Access)
F[11:0] defines the receiver local oscillator frequency F
Table 14
frequency value F (in Hz).
Conversely,
frequency registers F[11;0].
16.4 Receiver On/Off Duration Register
Figure 29
Freescale Semiconductor
Reset Value
Reset Value
Reset Value
Bit Name
Bit Name
Bit Name
Access
defines the value to be binary coded in the frequency registers F[11;0], versus the desired
describes the receiver on/off duration register, RXONOFF.
Table 15
CF[1:0]
00, 01
BANKA
Bit 15
11
Bit 7
Bit 7
R/W
F7
—
0
0
carrier
0
gives the desired frequency F and the frequency resolution versus the value of the
Table 14. Frequency Register Value versus Frequency Value F
Table 15. Frequency Value F versus Frequency Register Value
+ F
CF[1:0]
00, 01
11
RON3
Bit 14
Bit 6
Bit 6
IF
R/W
F6
—
1
0
1
(35 + F[11;0]/2048)xF
(with F
(35 + F[11;0]/2048)xF
Frequency (Hz)
IF
RON2
Bit 13
Figure 29. RXONOFF Register
Bit 5
Bit 5
R/W
F5
—
0
0
1
= intermediate frequency).
MC33596 Data Sheet, Rev. 4
Figure 28. F Register
carrier
ref
. The local oscillator frequency F
RON1
Bit 12
ref
Bit 4
Bit 4
R/W
Frequency Register Value
/2
F4
—
0
0
1
(2 x F/F
(F/F
LO
ref
ref
-35) x 2048
RON0
Bit 11
Bit 3
Bit 3
R/W
F11
-35) x 2048
F3
1
0
1
Frequency Resolution (Hz)
ROFF2
Bit 10
Bit 2
Bit 2
R/W
F10
F2
0
0
1
F
F
ref
ref
/4096
/2048
ROFF1
Bit 9
Bit 1
Bit 1
R/W
F9
F1
LO
0
0
1
is then set
Register Description
ROFF0
Bit 8
Bit 0
Bit 0
R/W
F8
F0
0
0
1
Addr
Addr
$04
$05
$09
39