TEA5766UK/N1-G ST-Ericsson Inc, TEA5766UK/N1-G Datasheet - Page 35

• Manufacturer Part Number: TEA5766UK/N1-G
• Description: IC FM STEREO RADIO W/RDS 25WLCSP
• Manufacturer: ST-Ericsson Inc

Specifications of TEA5766UK/N1-G

• Frequency: 76MHz ~ 108MHz
• Sensitivity: -111dBm
• Modulation Or Protocol: FM
• Applications: FM Radio Receiver
• Current - Receiving: 17mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Voltage - Supply: 2.6 V ~ 3.6 V
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 25-WLCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Memory Size: -
• Data Rate - Maximum: -
• Other names: 935281564023

NXP Semiconductors
TEA5766UK_1
Product data sheet
Fig 17. SPI-bus transfer
-
10.3 SPI-bus
-
SPI stands for serial peripheral interface. TEA5766UK uses the SPI-bus in 3-wire mode,
the data-in and data-out are combined to one bidirectional data line.
For this application the SPI-bus works as a slave receiver or a slave transmitter. During an
SPI transfer, the input serial clock line SPICLK is driven by the master microcontroller up
to a frequency of 2.5 MHz and synchronizes shifting and sampling the information on the
serial data line. The slave select line CS allows individual selection of a slave SPI device.
The lines of the SPI-bus interface are associated to pins as shown in
Table 11.
The TEA5766UK functions as a slave receiver and slave transmitter with a maximum
clock frequency of 2.5 MHz. Data transfer is possible when signal CS (pin BUSEN) is
LOW. When pin BUSEN is HIGH, the clock input line is disabled internally and the serial
output of the TEA5766UK is in 3-state. The data transfer consists of packages of 8 bits
data. First the address byte is shifted in, followed by 2 data bytes, which gives a total of
24 bits.
The address byte consists of 2 null bits, 5 address bits and 1 bit (R/W) for the direction of
the data transfer. The 2 null bits are added to the address byte because of the SPI 8-bit
data transfer protocol. Bits A[4:0] are the register address. All register addresses between
0 and 15 are allowed. Register addresses between 16 and 31 are not recognized and the
SPI-bus interface leaves the data line in 3-state.
The R/W bit determines the direction of the data transfer. If R/W = 1, the slave device is
set to read mode and if R/W = 0, the slave device is set to write mode.
Bits D[15:0] are the data bits. This data size corresponds to that of the register bank
implemented in the TEA5766UK. The data transfer is such that the MSB is shifted first
and the LSB last.
When pin BUSEN becomes LOW, an SPI start condition is detected and data is sampled
in the slave device on the rising edge of the pin CLOCK signal. After the R/W bit is shifted
in, the R/W selection becomes active at the next falling edge. If R/W = 1 data will be put at
the data output and shifted out on the falling edge of the CLOCK.
When pin BUSEN becomes HIGH, the slave device (TEA5766UK) will be set to Idle
mode, in which the data output line is set to 3-state. A negative edge on pin BUSEN
restarts the data transfer. In
SPI signal
CS
SPICLK
MOSI/MISO
A4
SPI-bus control signals and pinning
A3
TEA5766UK pin
BUSEN
CLOCK
DATA
Rev. 01 — 22 March 2007
A2
Figure 18
A1
and
A0
Description
chip select (active LOW)
clock input line
serial data input and output of slave
Figure 19
R/W
the SPI transfer is shown.
D15
TEA5766UK
Stereo FM radio + RDS
Table
© NXP B.V. 2007. All rights reserved.
001aaf462
11.
D0
34 of 59