FT2232HL-REEL FTDI, Future Technology Devices International Ltd, FT2232HL-REEL Datasheet - Page 19
![IC USB UART/FIFO DUAL HS 64LQFP](/photos/13/94/139463/ft2232hl_-_reel_sml.jpg)
FT2232HL-REEL
Manufacturer Part Number
FT2232HL-REEL
Description
IC USB UART/FIFO DUAL HS 64LQFP
Manufacturer
FTDI, Future Technology Devices International Ltd
Series
USBmadeEZ-FIFOr
Datasheet
1.FT2232HQ_-_REEL.pdf
(63 pages)
Specifications of FT2232HL-REEL
Features
USB to UART and/or FIFO, SPI, I2C, JTAG
Number Of Channels
2, DUART
Fifo's
4096 Byte
Protocol
RS-232, RS-422, RS-485
Voltage - Supply
3 V ~ 3.6 V
With Parallel Port
Yes
With Auto Flow Control
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
64-LQFP
Voltage
3.0 V ~ 3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
768-1024-2
FT2232HL - REEL
FT2232HL - REEL
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FT2232HL-REEL
Manufacturer:
FTDI, Future Technology Devices International Ltd
Quantity:
10 000
4
The FT2232H USB 2.0 High Speed (480Mb/s) to UART/FIFO is one of FTDI‟s 5
the capability of being configured in a variety of industry standard serial or parallel interfaces.
The FT2232H has two independent configurable interfaces. Each interface can be configured as UART,
FIFO, JTAG, SPI, I2C or bit-bang mode with independent baud rate generators. In addition to these, the
FT2232H supports a host bus emulation mode, a CPU-Style FIFO mode and a fast opto-isolated serial
interface mode.
4.1
USB High Speed to Dual Interface. The FT2232H is a USB 2.0 High Speed (480Mbits/s) to dual
independent flexible and configurable parallel/serial interfaces.
Functional Integration. The FT2232H integrates a USB protocol engine which controls the physical
Universal Transceiver Macrocell Interface (UTMI) and handles all aspects of the USB 2.0 High Speed
interface. The FT222H includes an integrated +1.8V Low Drop-Out (LDO) regulator and 12MHz to 480MHz
PLL. It also includes 4kbytes Tx and Rx data buffers per interface. The FT2232H effectively integrates the
entire USB protocol on a chip with no firmware required.
MPSSE.Multi-Purpose Synchronous Serial Engines (MPSSE), capable of speeds up to 30 Mbits/s, provides
flexible synchronous interface configurations.
Data Transfer rate. The FT2232H supports a data transfer rate up to 12 Mbaud when configured as an
RS232/RS422/RS485 UART interface or greater than 25 Mbytes/second over a synchronous parallel FIFO
interface. Please note the FT2232H does not support the baud rates of 7 Mbaud 9 Mbaud, 10 Mbaud and
11 Mbaud.
Latency Timer. This is really a feature of the driver and is used to as a timeout to flush short packets of
data back to the PC. The default is 16ms, but it can be altered between 0ms and 256ms. At 0ms latency
you get a packet transfer on every high speed microframe.
4.2
Dual Multi-Purpose UART/FIFO Controllers. The FT2232H has two independent UART/FIFO
Controllers. These control the UART data, 245 fifo data, opto isolation (Fast Serial) or control the Bit-
Bang mode if selected by SETUP command. Each Multi-Purpose UART/FIFO Controller also contain an
MPSSE (Multi Protocol Synchronous Serial Engine) which can be used independently of each other. Using
this MPSSE, the Multi-Purpose UART/FIFO Controller can be configured, under software command, to
have 1 MPSSE + 1 UART / 245 FIFO (each UART / 245 can be set to Bit Bang mode to gain extra I/O if
required) or 2 MPSSE.
USB Protocol Engine and FIFO control. The USB Protocol Engine controls and manages the interface
between the UTMI PHY and the FIFOs of the chip. It also handles power management and the USB
protocol specification.
Dual Port FIFO TX Buffer (4Kbytes per interface). Data from the Host PC is stored in these buffers
to be used by the Multi-purpose UART/FIFO controllers. This is controlled by the USB Protocol Engine and
FIFO control block.
Dual Port FIFO RX Buffer (4Kbytes per interface). Data from the Multi-purpose UART/FIFO
controllers is stored in these blocks to be sent back to the the Host PC when requested. This is controlled
by the USB Protocol Engine and FIFO control block.
RESET Generator – The integrated Reset Generator Cell provides a reliable power-on reset to the device
internal circuitry at power up. The RESET# input pin allows an external device to reset the FT2232H.
RESET# should be tied to VCCIO (+3.3v) if not being used.
Independent Baud Rate Generators – The Baud Rate Generators provides a x16 or a x10 clock input
to the UART‟s from a 120MHz reference clock and consists of a 14 bit pre-scaler and 4 register bits which
provide fine tuning of the baud rate (used to divide by a number plus a fraction). This determines the
Baud Rate of the UART which is programmable from 183 baud to 12 million baud. The FT2232H does not
support the baud rates of 7 Mbaud 9 Mbaud, 10 Mbaud and 11 Mbaud.
Function Description
Key Features
Functional Block Descriptions
Copyright © 2010 Future Technology Devices International Limited
FT2232H DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC
Document No.: FT_000061
th
Clearance No.: FTDI#77
generation of Ics. It has
Datasheet Version 2.10
19