FT2232HL-REEL FTDI, Future Technology Devices International Ltd, FT2232HL-REEL Datasheet - Page 15
![IC USB UART/FIFO DUAL HS 64LQFP](/photos/13/94/139463/ft2232hl_-_reel_sml.jpg)
FT2232HL-REEL
Manufacturer Part Number
FT2232HL-REEL
Description
IC USB UART/FIFO DUAL HS 64LQFP
Manufacturer
FTDI, Future Technology Devices International Ltd
Series
USBmadeEZ-FIFOr
Datasheet
1.FT2232HQ_-_REEL.pdf
(63 pages)
Specifications of FT2232HL-REEL
Features
USB to UART and/or FIFO, SPI, I2C, JTAG
Number Of Channels
2, DUART
Fifo's
4096 Byte
Protocol
RS-232, RS-422, RS-485
Voltage - Supply
3 V ~ 3.6 V
With Parallel Port
Yes
With Auto Flow Control
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
64-LQFP
Voltage
3.0 V ~ 3.6 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
768-1024-2
FT2232HL - REEL
FT2232HL - REEL
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FT2232HL-REEL
Manufacturer:
FTDI, Future Technology Devices International Ltd
Quantity:
10 000
Channel A
3.4.5 FT2232H pins used in an MPSSE
The FT2232H channel A and channel B each have a Multi-Protocol Synchronous Serial Engine (MPSSE).
Each MPSSE can be independently configured to a number of industry standard serial interface protocols
such as JTAG, I2C or SPI, or it can be used to implement a proprietary bus protocol. For example, it is
possible to use one of the FT2232H‟s channels to connect to an SRAM configurable FPGA such as supplied
by Altera or Xilinx. The FPGA device would normally be un-configured (i.e. have no defined function) at
power-up. Application software on the PC could use the MPSSE to download configuration data to the
FPGA over USB. This data would define the hardware function on power up. The other FT2232H channel
would be available for another function. Alternatively each MPSSE can be used to control a number of
GPIO pins. When configured in this mode, the pins used and the descriptions of the signals are shown
Table 3.6
Table 3.8 Channel A and Channel B MPSSE Configured Pin Descriptions
For a functional description of this mode, please refer to section 4.6 MPSSE Interface Mode Description.
Pin No.
16
17
18
19
21
22
23
24
26
27
28
29
30
32
33
34
Channel B
Pin No.
38
39
40
41
43
44
45
46
48
52
53
54
55
57
58
59
Copyright © 2010 Future Technology Devices International Limited
FT2232H DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC
TMS/CS
GPIOH0
GPIOH1
GPIOH2
GPIOH3
GPIOH4
GPIOH5
GPIOH6
GPIOH7
TCK/SK
TDI/DO
TDO/DI
GPIOL0
GPIOL1
GPIOL2
GPIOL3
Name
OUTPUT
OUTPUT
OUTPUT
INPUT
Type
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Clock Signal Output. For example:
JTAG – TCK, Test interface clock
SPI – SK, Serial Clock
Serial Data Output. For example:
JTAG – TDI, Test Data Input
SPI – DO
Serial Data Input. For example:
JTAG – TDO, Test Data output
SPI – DI, Serial Data Input
Output Signal Select. For example:
JTAG – TMS, Test Mode Select
SPI – CS, Serial Chip Select
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
MPSSE Configuration Description
Document No.: FT_000061
Clearance No.: FTDI#77
Datasheet Version 2.10
15