73S1209F-68IMR/F Maxim Integrated Products, 73S1209F-68IMR/F Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
73S1209F-68IMR/F
Manufacturer Part Number
73S1209F-68IMR/F
Description
IC SMART CARD READER 68-QFN
Manufacturer
Maxim Integrated Products
Datasheet
1.73S1209F-44IMF.pdf
(93 pages)
Specifications of 73S1209F-68IMR/F
Core Processor
80515
Core Size
8-Bit
Speed
24MHz
Connectivity
I²C, SmartCard, UART/USART
Peripherals
LED, POR, WDT
Number Of I /o
9
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
73S12xxF Software User Guide
32
Parameters
} ICC_Init_t;
IccId: Input parameter
Specifies which SmartCard UART interface is to be initialized. Possible values are:
IccDetect: Input parameter
Specifies the detect polarity of the card present. Specify TRUE to detect a card
present when the DET_CARDx pin is HIGH. Specify FALSE to detect a card with
the DET_CARDx pin is LOW. This parameter is only valid for the internal ICC
interface.
IccHz: Input parameter
Specifies the smart card frequency. Possible values are:
The LAPI supports these three rates to follow the same design as the older device
family (73S11xx). The 73S12xxF hardware supports a wider range of smart card
clock generations, which can be derived using a dividing factor (F) such that:
SC clock = 96 MHz / (F + 1) / 2 where F can be any value used to generate the
desired clock. In the three cases above, the F values were defined as: 12, 24 and 6
respectively. See the data sheet for more information.
FiDi: Input parameter
Specifies the current Fi/Di values, equivalent in format to the PPS1 byte of a PPS
request.
IccProtocolT1: Input parameter
Specifies the current protocol, T=1 (TRUE) or T=0 (FALSE). Used to set appropriate
guard and wait times.
IccEDCEnabled: Input parameter
Specifies if the EDC byte(s) are to be updated on the fly.
IccEDCTypeCRC: Input parameter
Specifies if the EDC value is to be calculated with the CRC algorithm (TRUE) or with
the LRC algorithm (FALSE).
IccParityCheck: Input parameter
Specifies if the parity bit is to be checked (TRUE) or not (FALSE).
IccBreakGeneration: Input parameter
Specifies whether the UART must generate a break on a parity error (TRUE) or not
(FALSE).
IccBreakStartPosition: Input parameter
Specifies where the break signal should start. Possible values are 0x00 through 0x07 (in
0.125 ETU increments), which are associated with bit positions 10 through 10.875 ETUs.
For example, 1 corresponds to 10.125 ETUs. The default value is 0x04 (10.5 ETUs).
int IccExtraGuardTime,
int IccBlockGuardTime,
int IccCharWaitingTime,
long int IccBlockWaitingTime,
long int IccWorkWaitingTime
Boolean IccPUEnabled; Boolean IccPDEnabled;
Boolean IccVDDFaultOff;.
enum ICC_ADDR IccAddr;
enum ICC_RESET IccExtRst;
enum ICC_CARDEVENT IccCE;
ICC_1ST
ICC_2ND
…
ICC_9TH
ICC_3600KHZ (0)
ICC_1800KHZ (1)
ICC_7200KHZ (2)
0 (Internal)
1 (External)
8 (External)
// Useful for external I2C.
// Useful for external I2C.
// Useful for external I2C.
UG_12xxF_016
Rev. 1.50