CAT823TTDI-GT3 ON Semiconductor, CAT823TTDI-GT3 Datasheet - Page 8

• Manufacturer Part Number: CAT823TTDI-GT3
• Description: IC MPU SUPERVISOR CIRC SOT23-5
• Manufacturer: ON Semiconductor
• Type: Simple Reset/Power-On Resetr

Specifications of CAT823TTDI-GT3

• Number Of Voltages Monitored: 1
• Output: Push-Pull, Totem Pole
• Reset: Active Low
• Reset Timeout: 140 ms Minimum
• Voltage - Threshold: 3.08V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: TSOT-23-5, TSOT-5, TSOP-5
• Monitored Voltage: 3 V or 3.3 V or 5 V
• Undervoltage Threshold: 3 V
• Overvoltage Threshold: 3.15 V
• Manual Reset: Resettable
• Watchdog: Yes
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.2 V
• Supply Current (typ): 4 uA (Typ)
• Maximum Power Dissipation: 571 mW
• Mounting Style: SMD/SMT
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: CAT823TTDI-G; CAT823TTDI-GT3TR; CAT823TTDI-GTR; CAT823TTDI-GTR

CAT823, CAT824, CAT825
WATCHDOG TIMER
The CAT823 and CAT824 provide a Watchdog input
(WDI). The watchdog timer function forces RESET
(and RESET in the CAT824) signals active when the
WDI input does not have a transition from low-to-high
or high-to-low within 1.12 seconds. Timeout of the
watchdog starts when RESET
CAT824) becomes inactive. If a transition occurs on
the WDI input pin prior to the watchdog time-out, the
watchdog timer is reset and begins to time-out again.
If the watchdog timer is allowed to time-out, then the
reset output(s) will go active for t
will repeat the watchdog timeout process.
Figure 3 below shows a typical implementation of a
watchdog function. Any processor signal that repeats
dependant on the normal operation of the processor
or directed by the software operating on the processor
Figure 3. Watchdog Timer
Figure 4. Watchdog Disable Circuit
Doc. No. MD-3027 Rev. D
Voltage
Supply
WDI
V
CC
RESET
GND
¯¯¯¯¯¯ (RESET on the
MR
CAT823
RP
and once released
CAT823
MR
GND
RESET
V
WDI
¯¯¯¯¯¯
CC
V
CC
8
150kΩ
110kΩ
can be used to strobe the watchdog input. The most
reliable is a dedicated I/O output transitioned by a
specific software instruction.
The watchdog can be disabled by floating (or tri-
stating) the WDI input (see Figure 4). If the watchdog
is disabled the WDI pin will be pulled low for the first
7/8
the last 1/8
of the WDI input and then high is used to detect an
open or tri-state condition and will continue to repeat
until the WDI input is driven high or low.
For most efficient operation of devices with the
watchdog function the WDI input should be held low
the majority of the time and only strobed high as
required to reset the watchdog timer.
th
MCLR
’s of the watchdog period (t
Tristate
PIC
µC
th
of the watchdog period. This pulling low
ADDRESS
OUTPUT
µC
Characteristics subject to change without notice
DECODER
WD
© 2010 SCILLC. All rights reserved.
) and pulled high for