AD8556ARZ Analog Devices Inc, AD8556ARZ Datasheet - Page 21

IC AMP CHOPPER 2MHZ 10MA 8SOIC

AD8556ARZ

Manufacturer Part Number
AD8556ARZ
Description
IC AMP CHOPPER 2MHZ 10MA 8SOIC
Manufacturer
Analog Devices Inc
Series
DigiTrim®r
Type
Instrumentation Amplifierr
Datasheets

Specifications of AD8556ARZ

Operating Temperature
-40°C ~ 140°C
Amplifier Type
Chopper (Zero-Drift)
Number Of Circuits
1
Slew Rate
1.2 V/µs
Gain Bandwidth Product
2MHz
Current - Input Bias
49nA
Voltage - Input Offset
2µV
Current - Supply
2mA
Current - Output / Channel
10mA
Voltage - Supply, Single/dual (±)
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
No. Of Amplifiers
1
Bandwidth
700kHz
Rail To Rail I/o Type
Rail-Rail I/O
No. Of Channels
1
Supply Voltage Range
2.7V To 5.5V
Amplifier Case Style
SOIC
No. Of Pins
8
Number Of Channels
1
Number Of Elements
5
Power Supply Requirement
Single
Common Mode Rejection Ratio
80dB
Unity Gain Bandwidth Product (typ)
8MHz
Single Supply Voltage (typ)
5V
Dual Supply Voltage (typ)
Not RequiredV
Power Supply Rejection Ratio
109dB
Rail/rail I/o Type
Rail to Rail Input/Output
Single Supply Voltage (min)
4.5V
Single Supply Voltage (max)
5.5V
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Operating Temp Range
-40C to 140C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
8
Package Type
SOIC N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Output Type
-
-3db Bandwidth
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8556ARZ
Manufacturer:
ST
Quantity:
2 845
Part Number:
AD8556ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
2.3 ms, the maximum time needed to program the fuses can be
as low as 66 ms.
Parity Error Detection
A parity check is used to determine whether the programmed
data of an AD8556 is valid, or whether data corruption has
occurred in the nonvolatile memory. Figure 50 shows the
schematic implemented in the AD8556.
VA0 to VA2 is the 3-bit control signal for the second stage gain,
VB0 to VB6 is the 7-bit control signal for the first stage gain,
and VC0 to VC7 is the 8-bit control signal for the output offset.
PFUSE is the signal from the parity fuse, and MFUSE is the
signal from the master fuse.
The function of the 2-input AND gate (Cell AND2) is to ignore
the output of the parity circuit (PAR_SUM signal) when the
master fuse has not been blown. PARITY_ERROR is set to 0
when MFUSE = 0. In the simulation mode, for example, parity
check is disabled. After the master fuse has been blown, that is,
after the AD8556 has been programmed, the output from the
parity circuit (PAR_SUM signal) is fed to PARITY_ERROR.
Table 12. Examples of DAT_SUM
Second Stage Gain Code
000
000
000
000
000
001
001
111
VB0
VB1
VB2
VB3
VB4
VB5
VB6
VC0
VC1
VC2
VC3
VC4
VC5
VC6
VC7
VA0
VA1
VA2
IN01
IN02
IN03
IN04
IN05
IN06
IN07
IN08
IN09
IN10
IN11
IN12
IN13
IN14
IN15
IN16
IN17
IN18
First Stage Gain Code
000 0000
000 0000
000 0000
000 0001
100 0001
000 0000
000 0001
111 1111
EOR18
OUT
Figure 50. Functional Circuit of AD8556 Parity Check
I0
PFUSE
DAT_SUM
Rev. 0 | Page 21 of 28
Output Offset Code
0000 0000
1000 0000
1000 0001
0000 0000
0000 0000
0000 0000
1000 0000
1111 1111
IN1
IN2
EOR2
OUT
I1
When PARITY_ERROR is 0, the AD8556 behaves as a
programmed amplifier. When PARITY_ERROR is 1, a parity
error has been detected, and VOUT is connected to VSS.
The 18-bit data signal (VA0 to VA2, VB0 to VB6, and VC0 to
VC7) is fed to an 18-input exclusive-OR gate (Cell EOR18). The
output of Cell EOR18 is the DAT_SUM signal. DAT_SUM = 0 if
there is an even number of 1s in the 18-bit word; DAT_SUM =
1 if there is an odd number of 1s in the 18-bit word. Refer to
Table 12 for examples.
After the second stage gain, first stage gain, and output offset
have been programmed, compute DAT_SUM and set the parity
bit equal to DAT_SUM. If DAT_SUM is 0, the parity fuse should
not be blown in order for the PFUSE signal to be 0. If
DAT_SUM is 1, the parity fuse should be blown to set the
PFUSE signal to 1. The code to blow the parity fuse is:
1000 0000 0001 10 11 10 0000 0100 01111111 1110.
After setting the parity bit, the master fuse can be blown to
prevent further programming, using the code:
1000 0000 0001 10 11 10 0000 0001 0111 1111 1110.
MFUSE
PAR_SUM
IN1
IN2
AND2
OUT
I2
Number of Bits with 1
0
1
2
1
2
1
3
18
PARITY_ERROR
DAT_SUM
0
1
0
1
0
1
1
0
AD8556

Related parts for AD8556ARZ