M30855FJGP#D3 Renesas Electronics America, M30855FJGP#D3 Datasheet - Page 365

MCU 3/5V 512K I-TEMP 144-LQFP

M30855FJGP#D3

Manufacturer Part Number
M30855FJGP#D3
Description
MCU 3/5V 512K I-TEMP 144-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M30855FJGP#D3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30855FJGP#D3M30855FJGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30855FJGP#D3M30855FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30855FJGP#D3M30855FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 23.16 C0EISTR and C1EISTR Registers
0
C
23.1.14 CANi Error Interrupt Status Register (CiEISTR Register)
1
9
0 .
8 /
B
When using the CAN interrupt, the CiEISTR register indicates the source of the generated error inter-
rupt. The BOIS, EPIS and BEIS bits are not automatically set to "0" (no interrupt requested) even if an
interrupt is acknowledged. Set these bits to "0" by program.
Use the MOV instruction, instead of the bit clear instruction, to set each bit in the CiEISTR register to "0".
Refer to 23.4 CAN Interrupt for details.
0
3
23.1.14.1 BOIS Bit
23.1.14.2 EPIS Bit
23.1.14.3 BEIS Bit
5
The BOIS bit is set to "1" when the CAN module is placed in a bus-off state.
The EPIS bit is set to "1" when the CAN module is placed in an error passive state.
The BEIS bit is set to "1" when a CAN bus error is detected.
0
3
G
J
7
u
o r
Bits not being changed to "0" must be set to "1".
0 -
. l
CANi Error Interrupt Status Register
b7
For example: To set the BOIS bit for CAN0 to "0"
u
0
1
NOTES:
p
, 1
0
b6
3
(
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after
2. Set to "0" by program. When it is set to "1", the value before setting to "1" remains.
2
M
0
b5
reset and supplying the clock to the CAN module.
3
Assembly language:
C language:
0
2
5
b4
C
8 /
Page 340
b3
, 5
b2
M
3
b1
2
C
b0
f o
8 /
4
5
(b7 - b3)
9
Symbol
) T
BOIS
EPIS
BEIS
4
Bit
Symbol
C0EISTR
C1EISTR
Bus-Off Interrupt
Status Bit
Error-Passive Interrupt
Status Bit
CAN Bus-Error Interrupt
Status Bit
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
mov.b#006h, C0EISTR
c0eistr = 0x06;
Bit Name
(2)
(2)
(2)
Address
0215
0295
16
16
(i=0, 1)
0: No interrupt is requested
1: Interrupt is requested
0: No interrupt is requested
1: Interrupt is requested
0: No interrupt is requested
1: Interrupt is requested
After Reset
XXXX X000
XXXX X000
Function
(1)
2
2
(i=0, 1)
23. CAN Module
RW
RW
RW
RW

Related parts for M30855FJGP#D3