MC68HC711P2CFN4 Freescale Semiconductor, MC68HC711P2CFN4 Datasheet - Page 199

• Manufacturer Part Number: MC68HC711P2CFN4
• Description: IC MCU 32K OTP 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711P2CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: MI Bus, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Eeprom Size: 640 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

MC68HC11P2 — Rev 1.0
FFC0, C1 – FFD0, D1 reserved
Freescale Semiconductor, Inc.
Vector address
For More Information On This Product,
FFDC, DD
FFDA, DB
FFDE, DF
FFEC, ED
FFEA, EB
FFEE, EF
FFFC, FD
FFD2, D3
FFD4, D5
FFD6, D7
FFD8, D9
FFE0, E1
FFE2, E3
FFE4, E5
FFE6, E7
FFE8, E9
FFFA, FB
FFFE, FF
FFF0, F1
FFF2, F3
FFF4, F5
FFF6, F7
FFF8, F9
Table 10-4. Interrupt and reset vector assignments
Go to: www.freescale.com
Resets and Interrupts
• SCI/MI BUS3 receive data register full
• SCI/MI BUS3 receiver overrun
• SCI3 transmit data register empty
• SCI3 transmit complete
• SCI3 idle line detect
• SCI/MI BUS2 receive data register full
• SCI/MI BUS2 receiver overrun
• SCI2 transmit data register empty
• SCI2 transmit complete
• SCI2 idle line detect
• SCI1 receive data register full
• SCI1 receiver overrun
• SCI1 transmit data register empty
• SCI1 transmit complete
• SCI1 idle line detect
SPI serial transfer complete
Pulse accumulator input edge
Pulse accumulator overflow
Timer overflow
Timer input capture 4/output compare 5
Timer output compare 4
Timer output compare 3
Timer output compare 2
Timer output compare 1
Timer input capture 3
Timer input capture 2
Timer input capture 1
Real-time interrupt
IRQ pin
XIRQ pin
Software interrupt
Illegal opcode trap
COP failure
Clock monitor fail
RESET
Interrupt source
Reset and interrupt priority
Resets and Interrupts
mask bit
None
None
None
None
None
CCR
—
X
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Technical Data
NOCOP
PAOVI
TCIE3
TCIE2
I4/O5I
Local
mask
ILIE3
ILIE2
OC4I
OC3I
OC2I
OC1I
None
None
None
None
None
RIE3
RIE3
RIE2
RIE2
TCIE
SPIE
CME
TIE3
TIE2
PAII
IC3I
IC2I
IC1I
RTII
ILIE
RIE
RIE
TIE
TOI
—