C8051F015 Silicon Laboratories Inc, C8051F015 Datasheet - Page 130
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
C8051F015
Manufacturer Part Number
C8051F015
Description
IC 8051 MCU 32K FLASH 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F01xr
Specifications of C8051F015
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
32
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F015
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F015-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F015-GQ
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F015-GQR
Manufacturer:
SiliconL
Quantity:
500
Company:
Part Number:
C8051F015-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F015R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
18. UART
The UART is a serial port capable of asynchronous transmission. The UART can function in full duplex mode. In
all modes, receive data is buffered in a holding register. This allows the UART to start reception of a second
incoming data byte before software has finished reading the previous data byte.
The UART has an associated Serial Control Register (SCON) and a Serial Data Buffer (SBUF) in the SFRs. The
single SBUF location provides access to both transmit and receive registers. Reads access the Receive register and
writes access the Transmit register automatically.
The UART is capable of generating interrupts if enabled. The UART has two sources of interrupts: a Transmit
Interrupt flag, TI (SCON.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI
(SCON.0) set when reception of a data byte is complete. The UART interrupt flags are not cleared by hardware
when the CPU vectors to the interrupt service routine. They must be cleared manually by software. This allows
software to determine the cause of the UART interrupt (transmit complete or receive complete).
S
M
O
D
Overflow
Overflow
Timer 1
Timer 2
PCON
SYSCLK
2
M
S
0
Baud Rate Generation Logic
SMOD
1
0
S
M
1
S
M
2
SCON
R
E
N
32
64
12
T
B
8
R
B
8
T
I
SMOD
RCLK
TCLK
R
I
0
1
0
1
1
0
16
16
R
C
L
K
T2CON
Figure 18.1. UART Block Diagram
T
C
L
K
SFR Bus
00
01
10
11
00
01
10
11
SM0, SM1
{MODE}
Write to
SBUF
Rev. 1.7
Rx Clock
Tx Clock
Start
Start
Bit Detector
Interrupt
Serial
Port
D
TB8
SET
CLR
Stop Bit
Q
Gen.
SBUF
Read
TI
RI
Tx Control
Tx IRQ
Rx IRQ
Rx Control
Zero Detector
SFR Bus
Input Shift Register
SBUF
SBUF
Enable
REN
Shift
(9 bits)
0x1FF
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
RB8
MSB
Load SBUF
SBUF
Send
Data
Load
Shift
Shift
TX
RX
Crossbar
Crossbar
Port I/O
130