C8051F015 Silicon Laboratories Inc, C8051F015 Datasheet - Page 127
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
C8051F015
Manufacturer Part Number
C8051F015
Description
IC 8051 MCU 32K FLASH 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F01xr
Specifications of C8051F015
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
32
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F015
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F015-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F015-GQ
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F015-GQR
Manufacturer:
SiliconL
Quantity:
500
Company:
Part Number:
C8051F015-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F015R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
17.4.
The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control
Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four
special function registers related to the operation of the SPI Bus are described in the following section.
127
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
Bit7:
Bit6:
Bits5-3: BC2-BC0: SPI Bit Count.
Bits2-0: SPIFRS2-SPIFRS0: SPI Frame Size.
.
CKPHA
R/W
Bit7
SPI Special Function Registers
This bit controls the SPI clock phase.
0: Data sampled on first edge of SCK period.
1: Data sampled on second edge of SCK period.
This bit controls the SPI clock polarity.
0: SCK line low in idle state.
1: SCK line high in idle state.
Indicates which of the up to 8 bits of the SPI word have been transmitted.
These three bits determine the number of bits to shift in/out of the SPI shift register
during a data transfer in master mode. They are ignored in slave mode.
CKPHA: SPI Clock Phase.
CKPOL: SPI Clock Polarity.
CKPOL
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
R/W
Bit6
BC2-BC0
SPIFRS
Figure 17.5. SPI0CFG: SPI Configuration Register
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
BC2
Bit5
R
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
BC1
Bit4
Bits Shifted
Bit Transmitted
R
Bit 0 (LSB)
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7 (MSB)
1
2
3
4
5
6
7
8
Rev. 1.7
BC0
Bit3
R
SPIFRS2
R/W
Bit2
SPIFRS1
R/W
Bit1
SPIFRS0
R/W
Bit0
SFR Address:
Reset Value
00000111
0x9A