MC908AS60ACFN Freescale Semiconductor, MC908AS60ACFN Datasheet - Page 241

no-image

MC908AS60ACFN

Manufacturer Part Number
MC908AS60ACFN
Description
IC MCU 60K FLASH 8.4MHZ 52PLCC
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908AS60ACFN

Core Processor
HC08
Core Size
8-Bit
Speed
8.4MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
42
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908AS60ACFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908AS60ACFN
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC908AS60ACFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC908AS60ACFNE
Manufacturer:
Freescale
Quantity:
548
Part Number:
MC908AS60ACFNE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
TOVx — Toggle-On-Overflow Bit
CHxMAX — Channel x Maximum Duty Cycle Bit
20.8.5 TIMB Channel Registers
These read/write registers contain the captured TIMB counter value of the input capture function or the
output compare value of the output compare function. The state of the TIMB channel registers after reset
is unknown.
In input capture mode (MSxB–MSxA = 0:0) reading the high byte of the TIMB channel x registers
(TBCHxH) inhibits input captures until the low byte (TBCHxL) is read.
In output compare mode (MSxB–MSxA ≠ 0:0) writing to the high byte of the TIMB channel x registers
(TBCHxH) inhibits output compares and the CHxF bit until the low byte (TBCHxL) is written.
Freescale Semiconductor
When channel x is an output compare channel, this read/write bit controls the behavior of the channel
x output when the TIMB counter overflows. When channel x is an input capture channel, TOVx has no
effect. Reset clears the TOVx bit.
When the TOVx bit is at logic 1, setting the CHxMAX bit forces the duty cycle of buffered and
unbuffered PWM signals to 100%. As
it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is
cleared.
1 = Channel x pin toggles on TIMB counter overflow.
0 = Channel x pin does not toggle on TIMB counter overflow.
PTEx/TCHx
When TOVx is set, a TIMB counter overflow takes precedence over a
channel x output compare if both occur at the same time.
CHxMAX
MC68HC908AZ60A • MC68HC908AS60A • MC68HC908AS60E Data Sheet, Rev. 6
OVERFLOW
COMPARE
PERIOD
OUTPUT
Figure 20-8. CHxMAX Latency
OVERFLOW
Figure 20-8
COMPARE
OUTPUT
NOTE
OVERFLOW
shows, the CHxMAX bit takes effect in the cycle after
COMPARE
OUTPUT
OVERFLOW
COMPARE
OUTPUT
OVERFLOW
I/O Registers
241

Related parts for MC908AS60ACFN