COP8SCR9IMT7 National Semiconductor, COP8SCR9IMT7 Datasheet - Page 60

• Manufacturer Part Number: COP8SCR9IMT7
• Description: IC MCU EEPROM 8BIT 32K 48-TSSOP
• Manufacturer: National Semiconductor
• Series: COP8™ 8Sr

Specifications of COP8SCR9IMT7

• Core Processor: COP8
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: Microwire/Plus (SPI), UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 39
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 48-TSSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -
• Other names: *COP8SCR9IMT7

www.national.com
17.0 MICROWIRE/PLUS
17.1.2.1 Alternate SK Phase Operation and SK Idle
Polarity
The device allows either the normal SK clock or an alternate
phase SK clock to shift data in and out of the SIO register. In
both the modes the SK idle polarity can be either high or low.
The polarity is selected by bit 5 of Port G data register. In the
normal mode data is shifted in on the rising edge of the SK
clock and the data is shifted out on the falling edge of the SK
clock. The SIO register is shifted on each falling edge of the
SK clock. In the alternate SK phase operation, data is shifted
SK Phase
Alternate
Alternate
Normal
Normal
FIGURE 30. MICROWIRE/PLUS SPI Mode Interface Timing, Normal SK Mode, SK Idle Phase being Low
G6 (SKSEL)
Config. Bit
TABLE 25. MICROWIRE/PLUS Shift Clock Polarity and Sample/Shift Phase
0
1
0
1
Port G
FIGURE 29. MICROWIRE/PLUS Application
(Continued)
G5 Data
Bit
0
0
1
1
SO Clocked Out On:
SK Falling Edge
SK Falling Edge
60
SK Rising Edge
SK Rising Edge
in on the falling edge of the SK clock and shifted out on the
rising edge of the SK clock. Bit 6 of Port G configuration
register selects the SK edge.
A control flag, SKSEL, allows either the normal SK clock or
the alternate SK clock to be selected. Refer to Table 25 for
the appropriate setting of the SKSEL bit. The SKSEL is
mapped into the G6 configuration bit. The SKSEL flag will
power up in the reset condition, selecting the normal SK
signal provided the SK Idle Polarity remains LOW.
SI Sampled On:
SK Falling Edge
SK Falling Edge
SK Rising Edge
SK Rising Edge
10138936
10138935
SK Idle
Phase
High
High
Low
Low