MC68HC908GR8CFA Freescale Semiconductor, MC68HC908GR8CFA Datasheet - Page 137

no-image

MC68HC908GR8CFA

Manufacturer Part Number
MC68HC908GR8CFA
Description
IC MCU FLSH 8BIT8MHZ 7.5K32-LQFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheets

Specifications of MC68HC908GR8CFA

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
21
Program Memory Size
7.5KB (7.5K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Part Number:
MC68HC908GR8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Company:
Part Number:
MC68HC908GR8CFA
Quantity:
1 000
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREE
Quantity:
5 130
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
5 639
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
9.7 Monitor Mode
9.8 Low-Power Modes
9.8.1 Wait Mode
9.8.2 Stop Mode
9.9 COP Module During Break Mode
MC68HC908GR8 — Rev 4.0
MOTOROLA
When monitor mode is entered with V
disabled as long as V
monitor mode is entered by having blank reset vectors and not having
V
occurs.
The WAIT and STOP instructions put the MCU in low power-
consumption standby modes.
The COP remains active during wait mode. To prevent a COP reset
during wait mode, periodically clear the COP counter in a CPU interrupt
routine.
Stop mode turns off the CGMXCLK input to the COP and clears the COP
prescaler. Service the COP immediately before entering or after exiting
stop mode to ensure a full COP timeout period after entering or exiting
stop mode.
To prevent inadvertently turning off the COP with a STOP instruction, a
configuration option is available that disables the STOP instruction.
When the STOP bit in the configuration register has the STOP
instruction disabled, execution of a STOP instruction results in an illegal
opcode reset.
The COP is disabled during a break interrupt when V
the RST pin.
TST
Freescale Semiconductor, Inc.
For More Information On This Product,
on the IRQ pin, the COP is automatically disabled until a POR
Computer Operating Properly (COP)
Go to: www.freescale.com
TST
remains on the IRQ pin or the RST pin. When
TST
Computer Operating Properly (COP)
on the IRQ pin, the COP is
TST
is present on
Technical Data
Monitor Mode
137

Related parts for MC68HC908GR8CFA