MC68HC908GR8CFA Freescale Semiconductor, MC68HC908GR8CFA Datasheet - Page 118

no-image

MC68HC908GR8CFA

Manufacturer Part Number
MC68HC908GR8CFA
Description
IC MCU FLSH 8BIT8MHZ 7.5K32-LQFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheets

Specifications of MC68HC908GR8CFA

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
21
Program Memory Size
7.5KB (7.5K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 6x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Part Number:
MC68HC908GR8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR8CFA
Manufacturer:
FREESCALE
Quantity:
3 250
Company:
Part Number:
MC68HC908GR8CFA
Quantity:
1 000
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREE
Quantity:
5 130
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
5 639
Part Number:
MC68HC908GR8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Clock Generator Module (CGMC)
7.6.2 PLL Bandwidth Control Register
Technical Data
118
Address:
The PLL bandwidth control register (PBWC):
AUTO — Automatic Bandwidth Control Bit
LOCK — Lock Indicator Bit
Reset:
Read:
Write:
Freescale Semiconductor, Inc.
This read/write bit selects automatic or manual bandwidth control.
When initializing the PLL for manual operation (AUTO = 0), clear the
ACQ bit before turning on the PLL. Reset clears the AUTO bit.
When the AUTO bit is set, LOCK is a read-only bit that becomes set
when the VCO clock, CGMVCLK, is locked (running at the
programmed frequency). When the AUTO bit is clear, LOCK reads as
logic 0 and has no meaning. The write one function of this bit is
reserved for test, so this bit must always be written a 0. Reset clears
the LOCK bit.
For More Information On This Product,
1 = Automatic bandwidth control
0 = Manual bandwidth control
Selects automatic or manual (software-controlled) bandwidth
control mode
Indicates when the PLL is locked
In automatic bandwidth control mode, indicates when the PLL is in
acquisition or tracking mode
In manual operation, forces the PLL into acquisition or tracking
mode
Figure 7-5. PLL Bandwidth Control Register (PBWC)
$0037
AUTO
Bit 7
0
Clock Generator Module (CGMC)
Go to: www.freescale.com
= Unimplemented
LOCK
6
0
ACQ
5
0
R
4
0
0
= Reserved
3
0
0
MC68HC908GR8 — Rev 4.0
2
0
0
1
0
0
MOTOROLA
Bit 0
R
0

Related parts for MC68HC908GR8CFA