STR912FW42X6 STMicroelectronics, STR912FW42X6 Datasheet - Page 28

• Manufacturer Part Number: STR912FW42X6
• Description: MCU 256K FLASH 96K SRAM USB CAN
• Manufacturer: STMicroelectronics
• Series: STR9r

Specifications of STR912FW42X6

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 80
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 96K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 2 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 128-LQFP
• For Use With: 497-8267 - BOARD EVAL BASED ON STR9MCBSTR9UME - BOARD EVAL MCBSTR9 + ULINK-MEMCBSTR9U - BOARD EVAL MCBSTR9 + ULINK2497-5859 - EVAL BRD FULL USB DONGLE STR912MCBSTR9 - BOARD EVAL STM STR9 SERIES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: 497-5062; 497-5062-2; 497-5062-2; STR912FW42X6T

Functional overview
2.22.1 DMA
2.23
28/73
high-impedance state when not selected. The STR91xF supports SPI multi-Master operation
because it provides collision detection.
Each SSP interface on the STR91xF has the following features:
●
●
●
●
●
●
●
●
A programmable DMA channel may be assigned by CPU firmware to service each SSP
channel for fast and direct transfers between the SSP bus and SRAM with little CPU
involvement. Both DMA single-transfers and DMA burst-transfers are supported for transmit
and receive. Burst transfers require that FIFOs are enabled.
General purpose I/O
There are up to 80 GPIO pins available on 10 I/O ports for 128-pin devices, and up to 40 GPIO
pins on 5 I/O ports for 80-pin devices. Each and every GPIO pin by default (during and just after
a reset condition) is in high-impedance input mode, and some GPIO pins are additionally
routed to certain peripheral function inputs. CPU firmware may initialize GPIO pins to have
alternate input or output functions as listed in
pin may be read by firmware as a GPIO input, regardless of its reassigned input or output
function.
Bit masking is available on each port, meaning firmware may selectively read or write individual
port pins, without disturbing other pins on the same port during a write.
Firmware may designate each GPIO pin to have open-drain or push-pull characteristics.
All GPIO pins are 5V tolerant, meaning in they can drive a voltage level up to V
safely driven by a voltage up to 5.5V.
There are no internal pull-up or pull-down resistors on GPIO pins. As such, it is recommended
to ground, or pull up to V
consumption and noise generation.
Full-duplex, three or four-wire synchronous transfers
Master or Slave operation
Programmable clock bit rate with prescaler, up to 24MHz for Master mode and 4MHz for
Slave mode
Separate transmit and receive FIFOs, each 16-bits wide and 8 locations deep
Programmable data frame size from 4 to 16 bits
Programmable clock and phase polarity
Specifically for Microwire protocol:
–
Specifically for SSI protocol:
–
–
Half-duplex transfers using 8-bit control message
Full-duplex four-wire synchronous transfer
Transmit data pin tri-stateable when not transmitting
DDQ
with a 100K
Ω
resistor, all unused GPIO pins to minimize power
Table
3. At any time, the logic state of any GPIO
DDQ
, and can be
STR91xF