ATTINY44-20PU Atmel, ATTINY44-20PU Datasheet - Page 122
ATTINY44-20PU
Manufacturer Part Number
ATTINY44-20PU
Description
IC MCU AVR 4K FLASH 20MHZ 14-DIP
Manufacturer
Atmel
Series
AVR® ATtinyr
Specifications of ATTINY44-20PU
Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
12
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
14-DIP (0.300", 7.62mm)
Package
14PDIP
Device Core
AVR
Family Name
ATtiny
Maximum Speed
20 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
12
Interface Type
SPI/USI
On-chip Adc
8-chx10-bit
Number Of Timers
2
For Use With
ATAVRISP2 - PROGRAMMER AVR IN SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 122 of 238
- Download datasheet (5Mb)
122
ATtiny24/44/84
Figure 14-4. Two-wire Mode Operation, Simplified Diagram
The data direction is not given by the physical layer. A protocol, like the one used by the TWI-
bus, must be implemented to control the data flow.
Figure 14-5. Two-wire Mode, Typical Timing Diagram
Referring to the timing diagram
SDA
SCL
1. The start condition is generated by the master by forcing the SDA low line while keep-
2. In addition, the start detector will hold the SCL line low after the master has forced a
ing the SCL line high (A). SDA can be forced low either by writing a zero to bit 7 of the
USI Data Register, or by setting the corresponding bit in the PORTA register to zero.
Note that the Data Direction Register bit must be set to one for the output to be
enabled. The start detector logic of the slave device (see
detects the start condition and sets the USISIF Flag. The flag can generate an interrupt
if necessary.
negative edge on this line (B). This allows the slave to wake up from sleep or complete
other tasks before setting up the USI Data Register to receive the address. This is done
by clearing the start condition flag and resetting the counter.
SLAVE
MASTER
S
A B
Bit7
Bit7
Bit6
Bit6
C
ADDRESS
1 - 7
Bit5
Bit5
Bit4
Bit4
Bit3
Bit3
R/W
(Figure
8
D
Bit2
Bit2
Bit1
Bit1
14-5), a bus transfer involves the following steps:
ACK
9
Bit0
Bit0
E
DATA
1 - 8
Two-wire Clock
Control Unit
ACK
9
PORTxn
Figure 14-6 on page
HOLD
SCL
DATA
1 - 8
SDA
SCL
SDA
SCL
ACK
9
VCC
8006K–AVR–10/10
123)
F
P
Related parts for ATTINY44-20PU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
MCU AVR 4K FLASH 15MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 4K FLASH 20MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 4K FLASH 20MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 4KB FLASH 20MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 4KB FLASH 20MHZ 20QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 4K FLASH 15MHZ 14SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Microcontrollers (MCU) 512B FL 32B SRAM TIMER ATTINY4 12MHz
Manufacturer:
Atmel
Part Number:
Description:
IC MCU AVR 512B FLASH SOT-23-6
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 512B FLASH SOT-23-6
Manufacturer:
Atmel
Datasheet: