AT87C51RB2-SLSUM Atmel, AT87C51RB2-SLSUM Datasheet - Page 25
![IC 8051 MCU 16K OTP 40MHZ 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
AT87C51RB2-SLSUM
Manufacturer Part Number
AT87C51RB2-SLSUM
Description
IC 8051 MCU 16K OTP 40MHZ 44PLCC
Manufacturer
Atmel
Series
87Cr
Datasheet
1.TS87C51RB2-VIA.pdf
(86 pages)
Specifications of AT87C51RB2-SLSUM
Core Processor
8051
Core Size
8-Bit
Speed
40/20MHz
Connectivity
UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
16KB (16K x 8)
Program Memory Type
OTP
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Figure 6-4.
4188F–8051–01/08
PCA Timer/Counter
Idle
Fosc /12
Fosc / 4
T0 OVF
P1.2
Table 6-4.
1.
2.
The CMOD SFR includes three additional bits associated with the PCA (See Figure 6-4 and
Table 6-4).
CIDL
WDTE
-
CPS1
CPS0
ECF
Symbol
User software should not write 1s to reserved bits. These bits may be used in future 8051 family
products to invoke new features. In that case, the reset or inactive value of the new bit will be 0,
and its active value will be 1. The value read from a reserved bit is indeterminate.
f
osc
Address 0D9H
CIDL
= oscillator frequency
CF
CMOD
CMOD: PCA Counter Mode Register
Function
Counter Idle control: CIDL = 0 programs the PCA Counter to continue functioning during idle Mode.
CIDL = 1 programs it to be gated off during idle.
Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1
enables it.
Not implemented, reserved for future use.
PCA Count Pulse Select bit 1.
PCA Count Pulse Select bit 0.
PCA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt.
ECF = 0 disables that function of CF.
CPS1
WDTE
0
0
1
1
CR
Reset value
CPS0
0
1
0
1
CCF4 CCF3 CCF2 CCF1 CCF0
Selected PCA input.
Internal clock f
Internal clock f
Timer 0 Overflow
External clock at ECI/P1.2 pin (max rate = f
CIDL
0
CPS1 CPS0
osc
osc
WDTE
16 bit up/down counter
/12 ( Or f
/4 ( Or f
0
CH
(2)
(1)
osc
osc
X
/2 in X2 Mode).
-
/6 in X2 Mode).
ECF
CL
CMOD
0xD9
CCON
0xD8
X
-
overflow
AT/TS8xC51Rx2
osc
/ 8)
X
-
To PCA
modules
CPS1
0
It
CPS0
0
ECF
0
25