ATMEGA162L-8AC Atmel, ATMEGA162L-8AC Datasheet - Page 143

• Manufacturer Part Number: ATMEGA162L-8AC
• Description: IC MCU AVR 16K 3V 8MHZ 44-TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA162L-8AC

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: EBI/EMI, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 16KB (8K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Data Converters: -

Fast PWM Mode
2513C–AVR–09/02
The fast Pulse Width Modulation or fast PWM mode (WGM21:0 = 1) provides a high fre-
quency PWM waveform generation option. The fast PWM differs from the other PWM
option by its single-slope operation. The counter counts from BOTTOM to MAX then
restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare
(OC2) is cleared on the compare match between TCNT2 and OCR2, and set at BOT-
TOM. In inverting Compare Output mode, the output is set on compare match and
cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the
fast PWM mode can be twice as high as the phase correct PWM mode that uses dual-
slope operation. This high frequency makes the fast PWM mode well suited for power
regulation, rectification, and DAC applications. High frequency allows physically small
sized external components (coils, capacitors), and therefore reduces total system cost.
In fast PWM mode, the counter is incremented until the counter value matches the MAX
value. The counter is then cleared at the following timer clock cycle. The timing diagram
for the fast PWM mode is shown in Figure 64. The TCNT2 value is in the timing diagram
shown as a histogram for illustrating the single-slope operation. The diagram includes
non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2
slopes represent compare matches between OCR2 and TCNT2.
Figure 64. Fast PWM Mode, Timing Diagram
The Timer/Counter Overflow Flag (
the interrupt is enabled, the interrupt handler routine can be used for updating the com-
pare value.
In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC2
pin. Setting the COM21:0 bits to two will produce a non-inverted PWM and an inverted
PWM output can be generated by setting the COM21:0 to three (See Table 62 on page
148). The actual OC2 value will only be visible on the port pin if the data direction for the
port pin is set as output. The PWM waveform is generated by setting (or clearing) the
OC2 Register at the compare match between OCR2 and TCNT2, and clearing (or set-
ting) the OC2 Register at the timer clock cycle the counter is cleared (changes from
MAX to BOTTOM).
TCNTn
OCn
OCn
Period
1
2
3
TOV2
4
) is set each time the counter reaches MAX. If
5
ATmega162(V/U/L)
6
OCRn Interrupt Flag Set
OCRn Update and
TOVn Interrupt Flag Set
7
(COMn1:0 = 2)
(COMn1:0 = 3)
143