ATTINY12V-1PC Atmel, ATTINY12V-1PC Datasheet - Page 43
![IC AVR MCU 1MHZ 1.8V 8DIP](/photos/6/50/65033/313-8-dip_sml.jpg)
ATTINY12V-1PC
Manufacturer Part Number
ATTINY12V-1PC
Description
IC AVR MCU 1MHZ 1.8V 8DIP
Manufacturer
Atmel
Series
AVR® ATtinyr
Specifications of ATTINY12V-1PC
Core Processor
AVR
Core Size
8-Bit
Speed
1.2MHz
Peripherals
POR, WDT
Number Of I /o
6
Program Memory Size
1KB (512 x 16)
Program Memory Type
FLASH
Eeprom Size
64 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
8-DIP (0.300", 7.62mm)
Data Bus Width
8 bit
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
6
Number Of Timers
1
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 55 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Ram Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
No
Other names
ATTINY12V1PC
Watchdog Timer
Register Description
Watchdog Timer Control
Register – WDTCR
1006F–AVR–06/07
The Watchdog Timer is clocked from a separate on-chip oscillator. By controlling the
Watchdog Timer prescaler, the Watchdog reset interval can be adjusted as shown in
Table 19. See characterization data for typical values at other V
Watchdog Reset – instruction resets the Watchdog Timer. Eight different clock cycle
periods can be selected to determine the reset period. If the reset period expires without
another Watchdog reset, the ATtiny11/12 resets and executes from the reset vector. For
timing details on the Watchdog reset, refer to page 28.
To prevent unintentional disabling of the watchdog, a special turn-off sequence must be
followed when the watchdog is disabled. Refer to the description of the Watchdog Timer
Control Register for details.
Figure 24. Watchdog Timer
• Bits 7..5 - Res: Reserved Bits
These bits are reserved bits in the ATtiny11/12 and will always read as zero.
• Bit 4 - WDTOE: Watchdog Turn-off Enable
This bit must be set (one) when the WDE bit is cleared. Otherwise, the watchdog will not
be disabled. Once set, hardware will clear this bit to zero after four clock cycles. Refer to
the description of the WDE bit for a watchdog disable procedure.
• Bit 3 - WDE: Watchdog Enable
When the WDE is set (one) the Watchdog Timer is enabled, and if the WDE is cleared
(zero) the Watchdog Timer function is disabled. WDE can be cleared only when the
WDTOE bit is set(one). To disable an enabled watchdog timer, the following procedure
must be followed:
Bit
$21
Read/Write
Initial Value
Oscillator
R
7
0
-
350 kHz at V
110 kHz at V
1 MHz at V
R
6
0
-
CC
CC
CC
= 5V
= 3V
= 2V
R
5
0
-
WDTOE
R/W
4
0
WDE
R/W
3
0
WDP2
R/W
2
0
WDP1
R/W
ATtiny11/12
CC
1
0
levels. The WDR –
WDP0
R/W
0
0
WDTCR
43