AT90S4433-8PI Atmel, AT90S4433-8PI Datasheet - Page 92
![IC MCU 4K FLSH 8MHZ A/D IT 28DIP](/photos/7/21/72189/453-28-dip_sml.jpg)
AT90S4433-8PI
Manufacturer Part Number
AT90S4433-8PI
Description
IC MCU 4K FLSH 8MHZ A/D IT 28DIP
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheet
1.AT90S4433-8AC.pdf
(126 pages)
Specifications of AT90S4433-8PI
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Data Converters
A/D 6x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90S4433-8PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Reading the Signature Bytes
Parallel Programming
Characteristics
92
AT90S/LS4433
The algorithm for reading the signature bytes is as follows (refer to “Programming the
Flash” for details on command and address loading):
A: Load Command “0000 1000”.
B: Load Address Low Byte ($00 - $02).
1. Set OE to “0”, and BS to “0”. The selected signature byte can now be read at
2. Set OE to “1”.
Figure 65. Parallel Programming Timing
Table 33. Parallel Programming Characteristics T
Notes:
Symbol
V
I
t
t
t
t
t
t
t
t
t
t
t
t
t
t
PP
DVXH
XHXL
XLDX
XLWL
BVWL
RHBX
WLWH
WHRL
WLRH
XLOL
OLDV
OHDZ
WLWH_CE
WLWH_PFB
(DATA, XA0/1, BS)
PP
DATA.
Data & Contol
1. Use t
2. If t
RDY/BSY
XTAL1
DATA
Parameter
Programming Enable Voltage
Programming Enable Current
Data and Control Setup before XTAL1 High
XTAL1 Pulse Width High
Data and Control Hold after XTAL1 Low
XTAL1 Low to WR Low
BS Valid to WR Low
BS Hold after RDY/BSY High
WR Pulse Width Low
WR High to RDY/BSY Low
WR Low to RDY/BSY High
XTAL1 Low to OE Low
OE Low to DATA Valid
OE High to DATA Tri-stated
WR Pulse Width Low for Chip Erase
WR Pulse Width Low for Programming the Fuse
Bits
WLWH
WR
OE
WLWH_CE
is held longer than t
t
DVXH
for Chip Erase and t
t
XHXL
(1)
t
t
t
XLOL
XLDX
XLWL
WLRH
(2)
(2)
, no RDY/BSY pulse will be seen.
t
WLWH_PFB
BVWL
t
WLWH
A
for programming the Fuse bits.
t
OLDV
= 25°C ± 10%, V
t
WHRL
11.5
67.0
67.0
67.0
67.0
67.0
67.0
67.0
67.0
Min
0.5
5.0
1.0
20.0
20.0
10.0
Typ
0.7
1.5
CC
t
t
WLRH
OHDZ
t
= 5V ± 10%
RHBX
250.0
1042H–AVR–04/03
12.5
20.0
Max
15.0
0.9
1.8
Units
ms
ms
ms
µA
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V