AT90S2313-10PC Atmel, AT90S2313-10PC Datasheet - Page 24
![IC MCU 2K FLSH 10MHZ UART 20DIP](/photos/6/80/68043/313-20-dip_sml.jpg)
AT90S2313-10PC
Manufacturer Part Number
AT90S2313-10PC
Description
IC MCU 2K FLSH 10MHZ UART 20DIP
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheet
1.AT90S2313-10PC.pdf
(92 pages)
Specifications of AT90S2313-10PC
Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
15
Program Memory Size
2KB (1K x 16)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT90S2313-10PC
Manufacturer:
ATM
Quantity:
1 980
Company:
Part Number:
AT90S2313-10PC
Manufacturer:
ATM
Quantity:
1 980
Part Number:
AT90S2313-10PC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT90S2313-10PCS
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Timer/Counter Interrupt FLAG
Register – TIFR
24
AT90S2313
• Bit 3 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable
When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the
Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt
(at vector $003) is executed if a capture-triggering event occurs on PD6(ICP) (i.e., when
the ICF1 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).
• Bit 2 – Res: Reserved Bit
This bit is a reserved bit in the AT90S2313 and always reads as zero.
• Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable
When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the
Timer/Counter0 Overflow Interrupt is enabled. The corresponding interrupt (at vector
$006) is executed if an overflow in Timer/Counter0 occurs (i.e., when the TOV0 bit is set
in the Timer/Counter Interrupt Flag Register [TIFR]).
• Bit 0 – Res: Reserved Bit
This bit is a reserved bit in the AT90S2313 and always read as zero.
• Bit 7 – TOV1: Timer/Counter1 Overflow Flag
The TOV1 is set (one) when an overflow occurs in Timer/Counter1. TOV1 is cleared by
hardware when executing the corresponding interrupt handling vector. Alternatively,
TOV1 is cleared by writing a logical “1” to the flag. When the I-bit in SREG and TOIE1
( Ti me r / C o u n te r1 Ov e r f lo w In t e rr u p t En a b le ) a n d T O V 1 a re s e t ( o n e ) , t h e
Timer/Counter1 Overflow Interrupt is executed. In PWM mode, this bit is set when
Timer/Counter1 changes counting direction at $0000.
• Bit 6 – OCF1A: Output Compare Flag 1A
The OCF1A bit is set (one) when a compare match occurs between the Timer/Counter1
and the data in OCR1A (Output Compare Register1 A). OCF1A is cleared by hardware
when executing the corresponding interrupt handling vector. Alternatively, OCF1A is
cleared by writing a logical “1” to the flag. When the I-bit in SREG and OCIE1A
(Timer/Counter1 Compare Match Interrupt Enable) and the OCF1A are set (one), the
Timer/Counter1 Compare Match Interrupt is executed.
• Bits 5, 4 – Res: Reserved Bits
These bits are reserved bits in the AT90S2313 and always read as zero.
• Bit 3 – ICF1: Input Capture Flag 1
Th e ICF1 bit is se t (on e) to fla g a n inp ut ca ptu re e ven t, in dicating that th e
Timer/Counter1 value has been transferred to the Input Capture Register (ICR1). ICF1
is cleared by hardware when executing the corresponding interrupt handling vector.
Alternatively, ICF1 is cleared by writing a logical “1” to the flag. When the SREG I-bit
and TICIE1 (Timer/Counter1 Input Capture Interrupt Enable) and ICF1 are set (one), the
Timer/Counter1 Capture Interrupt is executed.
Bit
$38 ($58)
Read/Write
Initial value
TOV1
R/W
7
0
OCF1A
R/W
6
0
R
5
–
0
R
4
–
0
ICF1
R/W
3
0
R
2
–
0
TOV0
R/W
1
0
0839I–AVR–06/02
R
0
–
0
TIFR