SAF-XE167F-96F80L AC Infineon Technologies, SAF-XE167F-96F80L AC Datasheet - Page 68

• Manufacturer Part Number: SAF-XE167F-96F80L AC
• Description: IC MCU 16BIT FLASH 144-LQFP
• Manufacturer: Infineon Technologies
• Series: XE16xr

Specifications of SAF-XE167F-96F80L AC

• Core Processor: C166SV2
• Core Size: 16-Bit
• Speed: 80MHz
• Connectivity: CAN, EBI/EMI, I²C, LIN, SPI, SSC, UART/USART, USI
• Peripherals: I²S, POR, PWM, WDT
• Number Of I /o: 118
• Program Memory Size: 768KB (768K x 8)
• Program Memory Type: FLASH
• Ram Size: 82K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LFQFP
• Data Bus Width: 16 bit
• Data Ram Size: 64 KB
• Interface Type: CAN
• Maximum Clock Frequency: 66 MHz
• Number Of Programmable I/os: 118
• Number Of Timers: 11
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 24 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: SP000450816

3.13
The Watchdog Timer is one of the fail-safe mechanisms which have been implemented
to prevent the controller from malfunctioning for longer periods of time.
The Watchdog Timer is always enabled after an application reset of the chip. It can be
disabled and enabled at any time by executing the instructions DISWDT and ENWDT
respectively. The software has to service the Watchdog Timer before it overflows. If this
is not the case because of a hardware or software failure, the Watchdog Timer
overflows, generating a prewarning interrupt and then a reset request.
The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384
or 256. The Watchdog Timer register is set to a prespecified reload value (stored in
WDTREL) in order to allow further variation of the monitored time interval. Each time it
is serviced by the application software, the Watchdog Timer is reloaded and the
prescaler is cleared.
Time intervals between 3.2 µs and 13.4 s can be monitored (@ 80 MHz).
The default Watchdog Timer interval after power-up is 6.5 ms (@ 10 MHz).
3.14
The Clock Generation Unit can generate the system clock signal
a number of external or internal clock sources:
•
•
•
•
The programmable on-chip PLL with multiple prescalers generates a clock signal for
maximum system performance from standard crystals or from the on-chip clock source.
See also
The Oscillator Watchdog (OWD) generates an interrupt if the crystal oscillator frequency
falls below a certain limit or stops completely. In this case, the system can be supplied
with an emergency clock to enable operation even after an external clock failure.
All available clock signals can be output on one of two selectable pins.
Data Sheet
External clock signals with pad or core voltage levels
External crystal using the on-chip oscillator
On-chip clock source for operation without crystal
Wake-up clock (ultra-low-power) to further reduce power consumption
Section
Watchdog Timer
Clock Generation
4.6.2.
66
XE166 Family Derivatives
Functional Description
f
SYS
for the XE167 from
V2.1, 2008-08
XE167x