MCF51JM64EVQH Freescale Semiconductor, MCF51JM64EVQH Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCF51JM64EVQH
Manufacturer Part Number
MCF51JM64EVQH
Description
MCU 64K FLASH 16K SRAM 64-QFP
Manufacturer
Freescale Semiconductor
Series
MCF51JMr
Datasheet
1.MCF51JM64VLD.pdf
(50 pages)
Specifications of MCF51JM64EVQH
Core Processor
Coldfire V1
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, I²C, SCI, SPI, USB OTG
Peripherals
LVD, PWM, WDT
Number Of I /o
51
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 105°C
Package / Case
64-QFP
Processor Series
MCF51JM
Core
ColdFire V1
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
DEMOJM, DEMOFLEXISJMSD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
2.10
Freescale Semiconductor
1
2
3
4
Num C
10
11
12
13
14
15
16
17
18
19
1
2
3
4
5
6
7
8
9
Data in Typical column was characterized at 5.0 V, 25C or is typical recommended value
The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.
This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or
changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the
reference, this specification assumes it is already running.
This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled
(BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes
it is already running.
P
P Average internal reference frequency – untrimmed
P DCO output frequency
P
P
P DCO output frequency
P
P
D
D
D
D
D FLL acquisition time
D PLL acquisition time
D
D VCO operating frequency
D Jitter of PLL output clock measured over 625 ns
D Lock entry frequency tolerance
D Lock exit frequency tolerance
D Lock time — FLL
D Lock time — PLL
D
T Internal reference startup time
MCG Specifications
Table 16. MCG Frequency Specifications (Temperature Range = –40 to 125°C Ambient)
Internal reference frequency - factory trimmed at V
= 5 V and temperature = 25
range - untrimmed
Reference =32768Hz
and DMX32 = 1
Resolution of trimmed DCO output frequency at fixed
voltage and temperature (using FTRIM)
Resolution of trimmed DCO output frequency at fixed
voltage and temperature (not using FTRIM)
Total deviation of trimmed DCO output frequency over
voltage and temperature
Total deviation of trimmed DCO output frequency over
fixed voltage and temperature range of 0 – 70
Long term Jitter of DCO output clock (averaged over
2ms interval)
Loss of external clock minimum frequency – RANGE
= 0
5
2
3
4
2
Rating
MCF51JM128 ColdFire Microcontroller, Rev. 3
°C
High range (DRS=10)
High range (DRS=10)
Low range (DRS=00)
Low range (DRS=00)
8
Mid range (DRS=01)
Mid range (DRS=01)
7
°C
6
DD
f
pll_jitter_625ns
f
Δf
Δf
t
dco_DMX32
t
Symbol
pll_acquire
fll_acquire
Δf
Δf
t
f
f
t
dco_res_t
dco_res_t
C
pll_lock
loc_low
f
fll_lock
t
dco_ut
D
f
D
int_ut
f
int_ft
irefst
dco_t
dco_t
Jitter
vco
lock
unl
(3/5) × f
31.25
±1.49
±4.47
Min
7.0
16
32
48
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Preliminary Electrical Characteristics
int
Typical
32.768
0.566
19.92
39.85
59.77
±0.1
±0.2
–1.0
±0.5
0.02
0.5
—
60
—
—
—
—
—
—
—
—
—
—
—
5
1
t
1075(1/
1075(1/
t
pll_acquire+
fll_acquire+
39.0625
±2.98
±5.97
Max
±0.2
±0.4
55.0
100
0.2
20
40
60
±2
±1
—
—
—
—
—
—
ef)
1
1
)
f
f
int_t
pll_r
%f
%f
%f
%f
%f
MHz
MHz
MHz
%f
Unit
kHz
kHz
kHz
ms
ms
μs
%
%
s
s
dco
dco
dco
dco
dco
pll
27