MC9S08GT16ACFDER Freescale Semiconductor, MC9S08GT16ACFDER Datasheet - Page 135

• Manufacturer Part Number: MC9S08GT16ACFDER
• Description: IC MCU 8BIT 16K FLASH 48-QFN
• Manufacturer: Freescale Semiconductor
• Series: HCS08r

Specifications of MC9S08GT16ACFDER

• Core Processor: HCS08
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 39
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-QFN
• Package: 48QFN EP
• Family Name: HCS08
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 2.5|3.3 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 39
• Interface Type: I2C/SCI/SPI
• On-chip Adc: 8-chx10-bit
• For Use With: M68DEMO908GB60E - BOARD DEMO MC9S08GB60M68EVB908GB60E - BOARD EVAL FOR MC9S08GB60
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

9.3.4
9.3.5
Freescale Semiconductor
Reset
Reset
DCOS
Field
Field
FLT
3:0
0
W
W
R
R
ICG Status Register 2 (ICGS2)
ICG Filter Registers (ICGFLTU, ICGFLTL)
DCO Clock Stable — The DCOS bit is set when the DCO clock (ICG2DCLK) is stable, meaning the count error
has not changed by more than n
used when exiting off state if CLKS = X1 to determine when to switch to the requested clock mode. It is also used
in self-clocked mode to determine when to start monitoring the DCO clock. This bit is cleared upon entering the
off state.
0 DCO clock is unstable.
1 DCO clock is stable.
Filter Value — The FLT bits indicate the current filter value, which controls the DCO frequency. The FLT bits are
read only except when the CLKS bits are programmed to self-clocked mode (CLKS = 00). In self-clocked mode,
any write to ICGFLTU updates the current 12-bit filter value. Writes to the ICGFLTU register will not affect FLT if
a previous latch sequence is not complete.
0
0
0
0
7
7
= Unimplemented or Reserved
= Unimplemented or Reserved
0
0
0
0
6
6
Figure 9-10. ICG Upper Filter Register (ICGFLTU)
Table 9-5. ICGFLTU Register Field Descriptions
Table 9-4. ICGS2 Register Field Descriptions
Figure 9-9. ICG Status Register 2 (ICGS2)
MC9S08GT16A/GT8A Data Sheet, Rev. 1
0
0
0
0
5
5
unlock
for two consecutive samples and the DCO clock is not static. This bit is
0
0
0
0
4
4
Description
Description
3
0
0
3
0
0
0
0
2
2
Internal Clock Generator (S08ICGV4)
FLT
0
0
0
1
1
DCOS
0
0
0
0
135