CY8CLED16P01-28PVXI Cypress Semiconductor Corp, CY8CLED16P01-28PVXI Datasheet - Page 10

• Manufacturer Part Number: CY8CLED16P01-28PVXI
• Description: IC PLC PSOC CMOS LED 16CH 28SSOP
• Manufacturer: Cypress Semiconductor Corp
• Series: PowerPSoC® CY8CLEDr

Specifications of CY8CLED16P01-28PVXI

• Package / Case: 28-SSOP
• Core Processor: M8C
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: LED, PLC, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Data Converters: A/D 4x14b; D/A 4x9b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Low Level Output Current: 25 mA
• High Level Output Current: 10 mA
• Operating Supply Voltage: 5 V
• Maximum Supply Current: 14 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Package Type: SSOP
• Mounting: Surface Mount
• Pin Count: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 770-1000 - ISP 4PORT FOR CYPRESS PSOC MCU
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

3. PSoC Core
The CY8CLED16P01 is based on the Cypress PSoC
tecture. The PSoC platform consists of many Programmable
System-on-chip Controller devices. These devices are designed
to replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
and programmable interconnects. This architecture enables the
user to create customized peripheral configurations that match
the requirements of each individual application. Additionally, a
fast CPU, Flash program memory, SRAM data memory, and
configurable I/Os are included in a range of convenient pinouts
and packages.
The PSoC architecture, as shown in
main areas: PSoC Core, Digital System, Analog System, and
System Resources. Configurable global busing enables all the
device resources to be combined into a complete custom
system. The CY8CLED16P01 family can have up to five I/O ports
that connect to the global digital and analog interconnects,
providing access to 16 digital blocks and 12 analog blocks.
The PSoC Core is a powerful engine that supports a rich feature
set. The core includes a CPU, memory, clocks, and configurable
GPIO (General Purpose I/O).
Figure 3-1. PSoC Architecture
Document Number: 001-49263 Rev. *E
Clocks
Digital
DIGITAL SYSTEM
Global Digital Interconnect
Port 7 Port 6 Port 5 Port 4 Port 3 Port 2
Controller
Accums.
Interrupt
Multiply
SRAM
Two
2K
Digital
Block
Array
Decimator
(Includes IMO, ILO, PLL, and ECO)
SYSTEM RESOURCES
Multiple Clock Sources
SYSTEM BUS
SROM
CPU Core (M8C)
I C
2
Flash 32K
ANALOG SYSTEM
Analog
POR and LVD
System Resets
Block
Array
Figure
Global Analog Interconnect
Port 1 Port 0
PSoC CORE
3-1., consists of four
Sleep and
Watchdog
Analog
Muxing
Analog
Ref.
Input
Voltage
Internal
Analog
Drivers
Ref.
®
1 archi-
The M8C CPU core is a powerful processor with speeds up to
24 MHz, providing a 4 MIPS 8-bit Harvard architecture micropro-
cessor. The CPU uses an interrupt controller with 25 vectors, to
simplify programming of realtime embedded events. Program
execution is timed and protected using the included Sleep and
Watchdog timers (WDT).
Memory encompasses 32 KB of Flash for program storage, 2 KB
of SRAM for data storage, and up to 2 KB of EEPROM emulated
using Flash. Program Flash uses four protection levels on blocks
of 64 bytes, enabling customized software IP protection.
The PSoC device incorporates flexible internal clock generators,
including a 24 MHz IMO (internal main oscillator) accurate to 2.5
percent over temperature and voltage. The 24 MHz IMO can also
be doubled to 48 MHz for the digital system use. A low power
32 kHz ILO (internal low speed oscillator) is provided for the
sleep timer and WDT. If crystal accuracy is desired, the ECO
(32.768 kHz external crystal oscillator) is available for use as a
Real Time Clock (RTC) and can optionally generate a
crystal-accurate 24 MHz system clock using a PLL. When
operating the Powerline Transceiver (PLT) user module, the
ECO must be selected to ensure accurate protocol timing. The
clocks, together with programmable clock dividers (as a System
Resource), provide the flexibility to integrate almost any timing
requirement into the PSoC device.
PSoC GPIOs provide connection to the CPU, digital, and analog
resources of the device. Each pin’s drive mode may be selected
from eight options, enabling great flexibility in external inter-
facing. Every pin also has the capability to generate a system
interrupt on high level, low level, and change from last read.
CY8CLED16P01
Page 10 of 46
[+] Feedback
[+] Feedback