DSPIC30F4013-20E/PT Microchip Technology, DSPIC30F4013-20E/PT Datasheet - Page 219

• Manufacturer Part Number: DSPIC30F4013-20E/PT
• Description: IC DSPIC MCU/DSP 48K 44TQFP
• Manufacturer: Microchip Technology
• Series: dsPIC™ 30Fr

Specifications of DSPIC30F4013-20E/PT

• Program Memory Type: FLASH
• Program Memory Size: 48KB (16K x 24)
• Package / Case: 44-TQFP, 44-VQFP
• Core Processor: dsPIC
• Core Size: 16-Bit
• Speed: 20 MIPS
• Connectivity: CAN, I²C, SPI, UART/USART
• Peripherals: AC'97, Brown-out Detect/Reset, I²S, POR, PWM, WDT
• Number Of I /o: 30
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 13x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Product: DSCs
• Data Bus Width: 16 bit
• Processor Series: DSPIC30F
• Core: dsPIC
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 30
• Data Ram Size: 2 KB
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52713-733, 52714-737, 53276-922, EWDSPIC
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE4000, DM240002, DM300018, DM330011
• Minimum Operating Temperature: - 40 C
• Package: 44TQFP
• Device Core: dsPIC
• Family Name: dsPIC30
• Maximum Speed: 20 MHz
• Operating Supply Voltage: 3.3|5 V
• Interface Type: CAN/I2C/SPI/UART
• On-chip Adc: 13-chx12-bit
• Number Of Timers: 5
• Core Frequency: 20MHz
• Embedded Interface Type: CAN, I2C, SPI, UART
• No. Of I/o's: 30
• Flash Memory Size: 48KB
• Supply Voltage Range: 2.5V To 5.5V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC30F006 - MODULE SKT FOR DSPIC30F 44TQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: DSPIC30F401320EPT

I
I
I
I
I
I
Idle Current (I
In-Circuit Serial Programming (ICSP) ......................... 41, 139
Input Capture Module ......................................................... 81
Input Capture Operation During Sleep and
Input Capture Timing Requirements ................................. 187
Input Change Notification Module ....................................... 56
Instruction Addressing Modes............................................. 35
Instruction Set
Internal Clock Timing Examples ....................................... 180
Internet Address................................................................ 220
Interrupt Controller
Interrupt Priority .................................................................. 60
© 2008 Microchip Technology Inc.
2
2
2
2
2
2
C 10-Bit Slave Mode Operation........................................ 91
C 7-Bit Slave Mode Operation.......................................... 91
C Master Mode Operation ................................................ 93
C Master Mode Support ................................................... 93
C Module .......................................................................... 89
S Mode Operation .......................................................... 127
Reception.................................................................... 92
Transmission............................................................... 91
Reception.................................................................... 91
Transmission............................................................... 91
Baud Rate Generator.................................................. 94
Clock Arbitration.......................................................... 94
Multi-Master Communication, Bus Collision
Reception.................................................................... 94
Transmission............................................................... 93
Addresses ................................................................... 91
Bus Data Timing Requirements
General Call Address Support .................................... 93
Interrupts..................................................................... 93
IPMI Support ............................................................... 93
Operating Function Description .................................. 89
Operation During CPU Sleep and Idle Modes ............ 94
Pin Configuration ........................................................ 89
Programmer’s Model................................................... 89
Register Map............................................................... 95
Registers..................................................................... 89
Slope Control .............................................................. 93
Software Controlled Clock Stretching
Various Modes ............................................................ 89
Data Justification....................................................... 127
Frame and Data Word Length Selection................... 127
Interrupts..................................................................... 82
Register Map............................................................... 83
Idle Modes .................................................................. 82
CPU Idle Mode............................................................ 82
CPU Sleep Mode ........................................................ 82
Register Map............................................................... 57
File Register Instructions ............................................ 35
Fundamental Modes Supported.................................. 35
MAC Instructions......................................................... 36
MCU Instructions ........................................................ 35
Move and Accumulator Instructions............................ 36
Other Instructions........................................................ 36
Overview ................................................................... 160
Summary................................................................... 157
Register Map............................................................... 66
Traps........................................................................... 62
and Bus Arbitration ............................................. 94
Master Mode ..................................................... 198
Slave Mode ....................................................... 201
(STREN = 1) ....................................................... 92
IDLE
) ............................................................ 172
Interrupt Sequence ............................................................. 63
Interrupts ............................................................................ 59
L
Load Conditions................................................................ 178
Low-Voltage Detect (LVD) ................................................ 153
LVDL Characteristics ........................................................ 176
M
Memory Organization ......................................................... 23
Microchip Internet Web Site.............................................. 220
Modes of Operation
Modulo Addressing ............................................................. 36
MPLAB ASM30 Assembler, Linker, Librarian ................... 166
MPLAB ICD 2 In-Circuit Debugger ................................... 167
MPLAB ICE 2000 High-Performance
MPLAB Integrated Development
MPLAB PM3 Device Programmer .................................... 167
MPLAB REAL ICE In-Circuit Emulator System ................ 167
MPLINK Object Linker/MPLIB Object Librarian ................ 166
N
NVM
O
Operating Current (I
Operating Frequency vs Voltage
Oscillator
Oscillator Selection ........................................................... 139
Oscillator Start-up Timer
Output Compare Interrupts ................................................. 87
Output Compare Module .................................................... 85
Output Compare Operation During CPU Idle Mode ........... 87
Output Compare Sleep Mode Operation ............................ 87
dsPIC30F3014/4013
Interrupt Stack Frame................................................. 63
Core Register Map ..................................................... 31
Disable...................................................................... 111
Initialization............................................................... 111
Listen All Messages.................................................. 111
Listen Only................................................................ 111
Loopback .................................................................. 111
Normal Operation ..................................................... 111
Applicability................................................................. 38
Incrementing Buffer Operation Example .................... 37
Start and End Address ............................................... 37
W Address Register Selection.................................... 37
Universal In-Circuit Emulator.................................... 167
Environment Software .............................................. 165
Register Map .............................................................. 45
dsPIC30FXXXX-20 (Extended) ................................ 169
Configurations .......................................................... 142
Control Registers...................................................... 145
Operating Modes (Table).......................................... 140
System Overview...................................................... 139
Timing Requirements ............................................... 184
Register Map dsPIC30F3014 ..................................... 88
Register Map dsPIC30F4013 ..................................... 88
Timing Requirements ............................................... 187
Fail-Safe Clock Monitor .................................... 144
Fast RC (FRC).................................................. 143
Initial Clock Source Selection ........................... 142
Low-Power RC (LPRC) .................................... 143
LP Oscillator Control......................................... 143
Phase Locked Loop (PLL) ................................ 143
Start-up Timer (OST)........................................ 142
DD
) .................................................... 171
DS70138F-page 217