PIC16F627A-I/SS Microchip Technology, PIC16F627A-I/SS Datasheet - Page 100
![IC MCU FLASH 1KX14 EEPROM 20SSOP](/photos/6/58/65895/150-20-ssop_sml.jpg)
PIC16F627A-I/SS
Manufacturer Part Number
PIC16F627A-I/SS
Description
IC MCU FLASH 1KX14 EEPROM 20SSOP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F627A-IP.pdf
(180 pages)
3.PIC16F627A-IP.pdf
(8 pages)
4.PIC16F627A-IP.pdf
(22 pages)
5.PIC16F627A-ISO.pdf
(168 pages)
6.PIC16F648A-ISS.pdf
(178 pages)
Specifications of PIC16F627A-I/SS
Program Memory Type
FLASH
Program Memory Size
1.75KB (1K x 14)
Package / Case
20-SSOP
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Eeprom Size
128 x 8
Ram Size
224 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
224 B
Interface Type
SCI/USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
Package
20SSOP
Device Core
PIC
Family Name
PIC16
Maximum Speed
20 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT20SS-1 - SOCKET TRANSITION 18DIP 20SSOPI3DBF648 - BOARD DAUGHTER ICEPIC3AC164307 - MODULE SKT FOR PM3 28SSOPAC162053 - HEADER INTERFACE ICD,ICD2 18DIPAC164018 - MODULE SKT PROMATEII 20SSOP
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F627A-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC16F627A/628A/648A
14.4
14.4.1
The on-chip POR circuit holds the chip in Reset until
V
operation. To take advantage of the POR, just tie the
MCLR pin through a resistor to V
external RC components usually needed to create
Power-on Reset. A maximum rise time for V
required. See Electrical Specifications for details.
The POR circuit does not produce an internal Reset
when V
When the device starts normal operation (exits the
Reset
(voltage, frequency, temperature, etc.) must be met to
ensure operation. If these conditions are not met, the
device must be held in Reset until the operating
conditions are met.
For additional information, refer to Application Note
AN607, “Power-up Trouble Shooting”.
14.4.2
The PWRT provides a fixed 72 ms (nominal) time out
on power-up (POR) or if enabled from a Brown-out
Reset. The PWRT operates on an internal RC oscilla-
tor. The chip is kept in Reset as long as PWRT is active.
The PWRT delay allows the V
able level. A configuration bit, PWRTE can disable (if
set) or enable (if cleared or programmed) the PWRT. It
is recommended that the PWRT be enabled when
Brown-out Reset is enabled.
FIGURE 14-7:
DS40044B-page 98
DD
has reached a high enough level for proper
DD
condition),
Power-on Reset (POR), Power-up
Timer (PWRT), Oscillator Start-up
Timer (OST) and Brown-out Reset
(BOR)
declines.
POWER-ON RESET (POR)
POWER-UP TIMER (PWRT)
INTERNAL
INTERNAL
INTERNAL
RESET
RESET
RESET
V
V
V
DD
DD
DD
device
BROWN-OUT SITUATIONS WITH PWRT ENABLED
DD
operating
DD
Note:
to rise to an accept-
. This will eliminate
72 ms delay only if PWRTE bit is programmed to ‘0’.
parameters
T
BOR
DD
Preliminary
is
<72 ms
72 ms
The Power-Up Time delay will vary from chip to chip
and due to V
See DC parameters Table 17-7 for details.
14.4.3
The OST provides a 1024 oscillator cycle (from OSC1
input) delay after the PWRT delay is over. Program
execution will not start until the OST time out is
complete. This ensures that the crystal oscillator or
resonator has started and stabilized.
The OST time out is invoked only for XT, LP and HS
modes and only on Power-on Reset or wake-up from
Sleep. See Table 17-7.
14.4.4
The PIC16F627A/628A/648A have on-chip BOR
circuitry. A configuration bit, BOREN, can disable (if
clear/programmed) or enable (if set) the BOR Reset
circuitry. If V
the brown-out situation will Reset the chip. A Reset is
not guaranteed to occur if V
shorter than T
Table 17-2 and Table 17-7, respectively.
On any Reset (Power-on, Brown-out, Watchdog, etc.),
the chip will remain in Reset until V
BV
be invoked, if enabled, and will keep the chip in Reset
an additional 72 ms.
If V
running, the chip will go back into a Brown-out Reset
and the Power-up Timer will be re-initialized. Once V
rises above V
72 ms Reset. Figure 14-7 shows typical Brown-out
situations.
DD
72 ms
72 ms
DD
(see Figure 14-7). The Power-up Timer will now
drops below V
OSCILLATOR START-UP TIMER
(OST)
BROWN-OUT RESET (BOR)
DD
DD
BOR
BOR
falls below V
, temperature and process variation.
, the Power-Up Timer will execute a
. V
BOR
BOR
2004 Microchip Technology Inc.
while the Power-up Timer is
and T
V
BOR
V
V
BOR
DD
BOR
BOR
for longer than T
falls below V
BOR
DD
are defined in
rises above
BOR
BOR
for
DD
,