MCF5481CVR166 Freescale Semiconductor, MCF5481CVR166 Datasheet - Page 27
![IC MPU 32BIT COLDF 388-PBGA](/photos/12/31/123167/mcf5481cvr166_sml.jpg)
MCF5481CVR166
Manufacturer Part Number
MCF5481CVR166
Description
IC MPU 32BIT COLDF 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MCF548xr
Datasheet
1.MCF5480CVR166.pdf
(34 pages)
Specifications of MCF5481CVR166
Core Processor
Coldfire V4E
Core Size
32-Bit
Speed
166MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
99
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.43 V ~ 1.58 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
388-BGA
Processor Series
MCF548x
Core
ColdFire V4
Data Bus Width
32 bit
Data Ram Size
32 KB
Maximum Clock Frequency
83 MHz
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 85 C
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
M5485EVBE, M5485EVBGHSE, M5484LITEKITE
Minimum Operating Temperature
- 40 C
Program Memory Size
64KB
Cpu Speed
166MHz
Embedded Interface Type
I2C, UART, DMA
Digital Ic Case Style
BGA
No. Of Pins
388
Rohs Compliant
Yes
For Use With
M5485EVBGHSE - KIT DEV GHS FOR M5485EVBM5485EVBGHS - KIT DEV GHS FOR M5485EVBM5485BFEE - MODULE MCF5485 FIRE ENGINEM5485AFEE - MODULE MCF5485 FIRE ENGINEM5485AFE - MODULE MCF5485 FIRE ENGINEM5484GFEE - MODULE M5484 FIRE ENGINEM5484LITEKITE - KIT DEV FOR MCF548X FAMILY
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5481CVR166
Manufacturer:
Freescale Semiconductor
Quantity:
135
Freescale Semiconductor
TDI, TMS, BKPT
Data Outputs
Data Outputs
Data Outputs
Data Inputs
TRST
TCLK
TCLK
TCLK
TDO
TDO
TDO
TCLK (Input)
Figure 27. TRST Timing Debug AC Timing Specifications
Figure 25. Boundary Scan (JTAG) Timing
13
MCF548x ColdFire
Figure 26. Test Access Port Timing
Figure 24. Test Clock Input Timing
V
IH
V
V
IL
V
IL
IL
J4
J3
14
®
Microprocessor, Rev. 4
7
8
7
11
12
11
J2
J4
Input Data Valid
5
Input Data Valid
J3
9
Output Data Valid
Output Data Valid
Output Data Valid
Output Data Valid
V
IH
V
JTAG and Boundary Scan Timing
6
IH
10
27