MCF5481CVR166 Freescale Semiconductor, MCF5481CVR166 Datasheet - Page 24
![IC MPU 32BIT COLDF 388-PBGA](/photos/12/31/123167/mcf5481cvr166_sml.jpg)
MCF5481CVR166
Manufacturer Part Number
MCF5481CVR166
Description
IC MPU 32BIT COLDF 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MCF548xr
Datasheet
1.MCF5480CVR166.pdf
(34 pages)
Specifications of MCF5481CVR166
Core Processor
Coldfire V4E
Core Size
32-Bit
Speed
166MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, PWM, WDT
Number Of I /o
99
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.43 V ~ 1.58 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
388-BGA
Processor Series
MCF548x
Core
ColdFire V4
Data Bus Width
32 bit
Data Ram Size
32 KB
Maximum Clock Frequency
83 MHz
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 85 C
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
M5485EVBE, M5485EVBGHSE, M5484LITEKITE
Minimum Operating Temperature
- 40 C
Program Memory Size
64KB
Cpu Speed
166MHz
Embedded Interface Type
I2C, UART, DMA
Digital Ic Case Style
BGA
No. Of Pins
388
Rohs Compliant
Yes
For Use With
M5485EVBGHSE - KIT DEV GHS FOR M5485EVBM5485EVBGHS - KIT DEV GHS FOR M5485EVBM5485BFEE - MODULE MCF5485 FIRE ENGINEM5485AFEE - MODULE MCF5485 FIRE ENGINEM5485AFE - MODULE MCF5485 FIRE ENGINEM5484GFEE - MODULE M5484 FIRE ENGINEM5484LITEKITE - KIT DEV FOR MCF548X FAMILY
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5481CVR166
Manufacturer:
Freescale Semiconductor
Quantity:
135
Fast Ethernet AC Timing Specifications
11.3
11.4
24
Num
M9
Num
M10
M11
M12
M13
M14
M15
MII Async Inputs Signal Timing (CRS, COL)
MII Serial Management Channel Timing (MDIO,MDC)
MDC falling edge to MDIO output invalid
(min prop delay)
MDC falling edge to MDIO output valid
(max prop delay)
MDIO (input) to MDC rising edge setup
MDIO (input) to MDC rising edge hold
MDC pulse width high
MDC pulse width low
CRS, COL
MDIO (Output)
MDC (Output)
MDIO (Input)
Figure 22. MII Serial Management Channel TIming Diagram
Table 18. MII Serial Management Channel Signal Timing
CRS, COL minimum pulse width
Figure 21. MII Async Inputs Timing Diagram
Characteristic
MCF548x ColdFire
Table 17. MII Transmit Signal Timing
Characteristic
M14
M12
M9
M10
®
Microprocessor, Rev. 4
M13
M15
M11
Min
1.5
40%
40%
Min
10
—
0
0
Max
—
Max
60%
60%
25
—
—
—
Freescale Semiconductor
TX_CLK period
MDC period
MDC period
Unit
Unit
ns
ns
ns
ns