DSPIC30F2011-20I/ML Microchip Technology, DSPIC30F2011-20I/ML Datasheet
![IC DSPIC MCU/DSP 12K 28QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
DSPIC30F2011-20I/ML
Specifications of DSPIC30F2011-20I/ML
Available stocks
Related parts for DSPIC30F2011-20I/ML
DSPIC30F2011-20I/ML Summary of contents
Page 1
... Silicon Errata Summary The following list summarizes the errata described in this document: 1. Malfunction of EMUC2 pin on dsPIC30F2011/2012 On the dsPIC30F2011/2012, the EMUC2 pin is susceptible to negative voltage spikes and requires additional protection. 2. MAC Class Instructions with ±4 Address Modification Sequential MAC instructions, which prefetch data from Y data space using ± ...
Page 2
... Sleep Mode Execution of the Sleep instruction (PWRSAV #0) may cause incorrect program operation after the device wakes up from Sleep. The current consumption during Sleep may also increase beyond the specifications listed in the device data sheet. 2 11. I C™ Module 2 The I C module loses incoming data bytes when ...
Page 3
... Module: Malfunction of EMUC2 pin on dsPIC30F2011/2012 On the dsPIC30F2011/2012 devices, the EMUC2 pin is susceptible to negative voltage spikes and requires additional protection. Work around The work around depends on the usage of the EMUC2 pin. • If the EMUC2 pin is not used, terminate pin to ground through a 100 ohms resistor. ...
Page 4
... Module: Interrupt Controller – Sequential Interrupts When interrupt nesting is enabled (or NSTDIS (INTCON1<15>) bit is ‘0’), the following sequence of events will lead to an address error trap. The generic terms “Interrupt 1” and “Interrupt 2” are used to represent any two enabled dsPIC30F interrupts ...
Page 5
... None. However, the user may use a timer interrupt and write to the associated PORT register to control the pin manually. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 7. Module: Output Compare in PWM Mode If the desired duty cycle is ‘0’ (OCxRS = 0), the module will generate a high level glitch ...
Page 6
... GotoSleep( ) function call. This ensures that the device continues executing the correct code sequence after waking up from Sleep mode. Example 5 described above would apply to a dsPIC30F2011 device. ; Ensure flag is reset ; Return from Interrupt Service Routine the function call would ...
Page 7
... Note: The above work around is recommended for users for whom application hardware changes are not possible. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 Work around 3: Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 32 kHz Low-Power (LP) Oscillator with a 64:1 postscaler mode ...
Page 8
... Module When the I C module is configured as a slave, either in single-master or multi-master mode, the receiver buffer is filled whether a valid slave address is detected or not. Therefore receiver overflow condition occurs and this condition is indicated by the I2COV flag in the I2CSTAT register. This overflow condition inhibits the ability to set the ...
Page 9
... Status bit (OSCCON<3>). If this bit is clear, return from the trap service routine immediately and continue program execution. © 2008 Microchip Technology Inc. dsPIC30F2011/2012 16. Module: PSV Operations An address error trap occurs in certain addressing modes when accessing the first four bytes of an PSV page. This only occurs when using the following addressing modes: • ...
Page 10
... Module When the I C module is enabled by setting the I2CEN bit in the I2CCON register, the dsPIC DSC device generates a glitch on the SDA and SCL pins. This glitch falsely indicates “Communication 2 Start” to all devices on the I C bus, and can cause a bus collision in a multi-master configuration ...
Page 11
... Added silicon issues 14 and 15 (I C), and 16 (Timer). Removed silicon issue 8 (Using OSC2/RC15 pin for Digital I/O). Revision F (9/2008) 2 Replaced issues 11 and with issue 19 (I Added silicon issues 15 (PLL Lock Status Bit), 16 (PSV 2 Operations) and 17-19 (I C). © 2008 Microchip Technology Inc. dsPIC30F2011/2012 2 C). DS80273F-page 11 ...
Page 12
... NOTES: DS80273F-page 12 © 2008 Microchip Technology Inc. ...
Page 13
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 14
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. 01/02/08 ...