SAF-C161S-L25M AA Infineon Technologies, SAF-C161S-L25M AA Datasheet - Page 54
![IC MCU 16BIT ROM/LESS MQFP-80-7](/photos/12/22/122291/saf-c161s-l25m_aa_sml.jpg)
SAF-C161S-L25M AA
Manufacturer Part Number
SAF-C161S-L25M AA
Description
IC MCU 16BIT ROM/LESS MQFP-80-7
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAF-C161S-L25M_AA.pdf
(75 pages)
Specifications of SAF-C161S-L25M AA
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
63
Program Memory Type
ROMless
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
80-SQFP
Data Bus Width
16 bit
Data Ram Size
2 KB
Interface Type
ASC, SSC
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
63
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Packages
PG-MQFP-80
Max Clock Frequency
25.0 MHz
Sram (incl. Cache)
2.0 KByte
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Other names
F161SL25MAAXT
SAF-C161S-L25MAA
SAF-C161S-L25MAAINTR
SAF-C161S-L25MAATR
SAF-C161S-L25MAATR
SAFC161SL25MAAXT
SP000014947
SAF-C161S-L25MAA
SAF-C161S-L25MAAINTR
SAF-C161S-L25MAATR
SAF-C161S-L25MAATR
SAFC161SL25MAAXT
SP000014947
Memory Cycle Variables
The timing tables below use three variables which are derived from the BUSCONx
registers and represent the special characteristics of the programmed memory cycle.
Table 15
Table 15
Description
ALE Extension
Memory Cycle Time Waitstates
Memory Tristate Time
Note: Please respect the maximum operating frequency of the respective derivative.
5.4
Table 16
ALE cycle time = 6 TCL + 2
Parameter
ALE high time
Address setup to ALE
Address hold after ALE
ALE falling edge to RD,
WR (with RW-delay)
ALE falling edge to RD,
WR (no RW-delay)
Address float after RD,
WR (with RW-delay)
Address float after RD,
WR (no RW-delay)
Data Sheet
describes, how these variables are to be computed.
AC Characteristics
Memory Cycle Variables
Multiplexed Bus (Standard Supply Voltage Range)
(Operating Conditions apply)
Symbol
t
t
t
t
t
t
t
5
6
7
8
9
10
11
t
A
+
t
C
CC 10 +
CC 4 +
CC 10 +
CC 10 +
CC -10 +
CC –
CC –
+
Symbol
t
t
t
A
C
F
t
F
Min.
Max. CPU Clock
(120 ns at 25 MHz CPU clock without waitstates)
t
= 25 MHz
A
50
t
t
t
A
A
A
t
A
Values
TCL
2TCL
2TCL
Max.
–
–
–
–
–
6
26
<ALECTL>
(15 - <MCTC>)
(1 - <MTTC>)
1 / 2TCL = 1 to 25 MHz
Min.
TCL - 10
+
TCL - 16
+
TCL - 10
+
TCL - 10
+
-10 +
–
–
Variable CPU Clock
t
t
t
t
A
A
A
A
Timing Characteristics
t
A
Max.
–
–
–
–
–
6
TCL + 6
V1.0, 2003-11
C161S
Unit
ns
ns
ns
ns
ns
ns
ns