MCF5474VR266 Freescale Semiconductor, MCF5474VR266 Datasheet - Page 16

• Manufacturer Part Number: MCF5474VR266
• Description: IC MPU 32BIT COLDF 388-PBGA
• Manufacturer: Freescale Semiconductor
• Series: MCF547xr

Specifications of MCF5474VR266

• Core Processor: Coldfire V4E
• Core Size: 32-Bit
• Speed: 266MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 99
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.43 V ~ 1.58 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 388-BGA
• Family Name: MCF5xxx
• Device Core: ColdFire V4e
• Device Core Size: 32b
• Frequency (max): 266MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 1.5/3.3V
• Operating Supply Voltage (max): 1.58/3.6V
• Operating Supply Voltage (min): 1.43/3V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Processor Series: MCF547x
• Core: ColdFire V4
• Data Bus Width: 32 bit
• Program Memory Size: 32 KB
• Data Ram Size: 32 KB
• Interface Type: I2C, JTAG
• Maximum Clock Frequency: 83 MHz
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JLINK-CF-BDM26, EWCF
• Development Tools By Supplier: M5475EVBE
• Minimum Operating Temperature: 0 C
• Cpu Speed: 266MHz
• Embedded Interface Type: I2C, UART, DMA
• Digital Ic Case Style: BGA
• No. Of Pins: 388
• Rohs Compliant: Yes
• For Use With: M5475EVBGHS - KIT DEV GHS FOR M5475EVBM5474GFE - MODULE M5474 FIRE ENGINEM5474LITEKIT - KIT DEV FOR MCF547X
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Compliant

SDRAM Bus
16
1
2
3
4
5
6
7
8
Symbol
The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF547X supports a single external reference
clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same
frequency as the internal bus clock. Please see the PLL chapter of the MCF547X Reference Manual for more information on
setting the SDRAM clock rate.
SDCLK is one SDRAM clock in (ns).
Pulse width high plus pulse width low cannot exceed min and max clock period.
Pulse width high plus pulse width low cannot exceed min and max clock period.
SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle
variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.
SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle
variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.
The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge
does not affect the memory controller.
Because a read cycle in SDR mode uses the DQS circuit within the MCF547X, it is most critical that the data valid window
be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup
spec is provided as guidance.
SD10
SD11
SD12
SD13
SD1
SD2
SD3
SD4
SD5
SD6
SD7
SD8
SD9
Frequency of Operation
Clock Period (t
Clock Skew (t
Pulse Width High (t
Pulse Width Low (t
Address, CKE, CAS, RAS, WE, BA, CS - Output Valid (t
Address, CKE, CAS, RAS, WE, BA, CS - Output Hold (t
SDRDQS Output Valid (t
SDDQS[3:0] input setup relative to SDCLK (t
SDDQS[3:0] input hold relative to SDCLK (t
Data Input Setup relative to SDCLK (reference only) (t
Data Input Hold relative to SDCLK (reference only) (t
Data and Data Mask Output Valid (t
Data and Data Mask Output Hold (t
SK
CK
)
)
CKL
CKH
Characteristic
)
)
DQSOV
MCF547x ColdFire
Table 11. SDR Timing Specifications
)
DH
DV
)
)
DQSIH
DQSIS
®
Microprocessor, Rev. 4
)
)
DIH
DIS
CMH
CMV
)
)
)
)
0.25 × SDCLK 0.40 × SDCLK
0.25 × SDCLK
Does not apply. 0.5 SDCLK fixed width.
7.52
0.45
0.45
Min
2.0
1.0
1.5
0
0.5 × SDCLK +
0.75 × SDCLK
Self timed
+0.500ns
1.0ns
TBD
Max
0.55
0.55
133
12
Freescale Semiconductor
SDCLK
SDCLK
Unit
Mhz
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1
2
3
4
5
6
7
8