M3087BFLGP#U3 Renesas Electronics America, M3087BFLGP#U3 Datasheet - Page 40

• Manufacturer Part Number: M3087BFLGP#U3
• Description: IC M32C/87 MCU FLASH 144LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M3087BFLGP#U3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, EBI/EMI, I²C, IEBus, IrDA, SIO, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 121
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 34x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
2.1 Addressing Modes
e
E
v
J
Chapter 2 Addressing Modes
This section describes addressing mode-representing symbols and operations for each addressing mode.
The M32C/80 has four addressing modes outlined below.
1 .
0
(1) General instruction addressing
(2) Indirect instruction addressing
(3) Special instruction addressing
(4) Bit instruction addressing
9
0 .
B
This addressing accesses an area from address 000000
The following lists the name of each general instruction addressing:
• Immediate
• Register direct
• Absolute
• Address register indirect
• Address register relative
• SB relative
• FB relative
• Stack pointer relative
This addressing accesses an area from address 000000
The following lists the name of each indirect instruction addressing:
• Absolute indirect
• Two-stage address register indirect
• Address register relative indirect
• SB relative indirect
• FB relative indirect
This addressing accesses an area from address 000000
isters.
The following lists the name of each specific instruction addressing:
• Control register direct
• Program counter relative
This addressing accesses an area from address 000000
The following lists the name of each bit instruction addressing:
• Register direct
• Absolute
• Address register indirect
• Address register relative
• SB relative
• FB relative
• FLG direct
0
0
3
1
2
9
0
0 -
0
6
1
0 .
0
0
5
3 .
1
p
a
g
e
22
f o
3
3
5
16
16
16
16
through address FFFFFF
through address FFFFFF
through address FFFFFF
through address FFFFFF
2.1 Addressing Modes
16
16
16
16
.
.
.
and control reg-