C8051F706-GQ Silicon Laboratories Inc, C8051F706-GQ Datasheet - Page 6
![IC 8051 MCU 16K FLASH 48-TQFP](/photos/12/17/121753/c8051f706-gq_sml.jpg)
C8051F706-GQ
Manufacturer Part Number
C8051F706-GQ
Description
IC 8051 MCU 16K FLASH 48-TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F70xr
Specifications of C8051F706-GQ
Program Memory Type
FLASH
Program Memory Size
16KB (16K x 8)
Package / Case
48-TQFP, 48-VQFP
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Cap Sense, POR, PWM, Temp Sensor, WDT
Number Of I /o
39
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
C8051F7x
Core
8051
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
39
Number Of Timers
4 x 16 bit
Operating Supply Voltage
1.8 V to 3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
C8051F700DK
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1635 - DEV KIT FOR C8051F700
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1636
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F706-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F706-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F70x/71x
29. Cyclic Redundancy Check Unit (CRC0)............................................................. 211
30. SMBus................................................................................................................... 219
31. Enhanced Serial Peripheral Interface (SPI0) ..................................................... 241
6
28.3. Priority Crossbar Decoder ............................................................................. 185
28.4. Port I/O Initialization ...................................................................................... 189
28.5. Port Match ..................................................................................................... 192
28.6. Special Function Registers for Accessing and Configuring Port I/O ............. 194
29.1. 16-bit CRC Algorithm..................................................................................... 212
29.2. 32-bit CRC Algorithm..................................................................................... 213
29.3. Preparing for a CRC Calculation ................................................................... 214
29.4. Performing a CRC Calculation ...................................................................... 214
29.5. Accessing the CRC0 Result .......................................................................... 214
29.6. CRC0 Bit Reverse Feature............................................................................ 218
30.1. Supporting Documents .................................................................................. 220
30.2. SMBus Configuration..................................................................................... 220
30.3. SMBus Operation .......................................................................................... 220
30.4. Using the SMBus........................................................................................... 222
30.5. SMBus Transfer Modes................................................................................. 232
30.6. SMBus Status Decoding................................................................................ 235
31.1. Signal Descriptions........................................................................................ 242
31.2. SPI0 Master Mode Operation ........................................................................ 242
31.3. SPI0 Slave Mode Operation .......................................................................... 244
31.4. SPI0 Interrupt Sources .................................................................................. 245
28.2.1. Assigning Port I/O Pins to Analog Functions ........................................ 182
28.2.2. Assigning Port I/O Pins to Digital Functions.......................................... 184
28.2.3. Assigning Port I/O Pins to External Event Trigger Functions................ 184
30.3.1. Transmitter Vs. Receiver....................................................................... 221
30.3.2. Arbitration.............................................................................................. 221
30.3.3. Clock Low Extension............................................................................. 221
30.3.4. SCL Low Timeout.................................................................................. 221
30.3.5. SCL High (SMBus Free) Timeout ......................................................... 222
30.4.1. SMBus Configuration Register.............................................................. 222
30.4.2. SMB0CN Control Register .................................................................... 226
30.4.3. Hardware Slave Address Recognition .................................................. 228
30.4.4. Data Register ........................................................................................ 231
30.5.1. Write Sequence (Master) ...................................................................... 232
30.5.2. Read Sequence (Master) ...................................................................... 233
30.5.3. Write Sequence (Slave) ........................................................................ 234
30.5.4. Read Sequence (Slave) ........................................................................ 235
31.1.1. Master Out, Slave In (MOSI)................................................................. 242
31.1.2. Master In, Slave Out (MISO)................................................................. 242
31.1.3. Serial Clock (SCK) ................................................................................ 242
31.1.4. Slave Select (NSS) ............................................................................... 242
30.4.2.1. Software ACK Generation ............................................................ 226
30.4.2.2. Hardware ACK Generation ........................................................... 226
Rev. 1.0