STM8S208RBT6 STMicroelectronics, STM8S208RBT6 Datasheet - Page 15
![MCU 8BIT 128K MEMORY 64-LQFP](/photos/12/15/121508/stm8s208rbt6_sml.jpg)
STM8S208RBT6
Manufacturer Part Number
STM8S208RBT6
Description
MCU 8BIT 128K MEMORY 64-LQFP
Manufacturer
STMicroelectronics
Series
STM8Sr
Datasheet
1.STEVAL-MKI030V1.pdf
(105 pages)
Specifications of STM8S208RBT6
Mfg Application Notes
STM8S Getting Started
Core Processor
STM8
Core Size
8-Bit
Speed
24MHz
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
52
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
2.95 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Processor Series
STM8S20x
Core
STM8
Data Bus Width
8 bit
Data Ram Size
6 KB
Interface Type
CAN, 12C, SPI, UART
Maximum Clock Frequency
24 MHZ
Number Of Programmable I/os
52
Number Of Timers
2
Operating Supply Voltage
2.95 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWSTM8
Development Tools By Supplier
STICE-SYS001
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
For Use With
497-10838 - DEMO BOARD STM8S208X497-10032 - EVAL KIT MOTOR CONTROL STM8S497-10031 - EVAL KIT TOUCH SENSING STM8S497-10592 - BOARD DAUGHTER FOR STM8S207/8497-10593 - KIT STARTER FOR STM8S207/8 SER497-8506 - BOARD EVAL FOR STM8S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8957
STM8S208RBT6
STM8S208RBT6
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8S208RBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S208RBT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S208RBT6B
Manufacturer:
ST
Quantity:
20 000
STM8S207xx, STM8S208xx
4.4
Flash program and data EEPROM memory
●
●
●
●
Write protection (WP)
Write protection of Flash program memory and data EEPROM is provided to avoid
unintentional overwriting of memory that could result from a user software malfunction.
There are two levels of write protection. The first level is known as MASS (memory access
security system). MASS is always enabled and protects the main Flash program memory,
data EEPROM and option bytes.
To perform in-application programming (IAP), this write protection can be removed by writing
a MASS key sequence in a control register. This allows the application to write to data
EEPROM, modify the contents of main program memory or the device option bytes.
A second level of write protection, can be enabled to further protect a specific area of
memory known as UBC (user boot code). Refer to
The size of the UBC is programmable through the UBC option byte
increments of 1 page (512 bytes) by programming the UBC option byte in ICP mode.
This divides the program memory into two areas:
●
●
The UBC area remains write-protected during in-application programming. This means that
the MASS keys do not unlock the UBC area. It protects the memory used to store the boot
program, specific code libraries, reset and interrupt vectors, the reset routine and usually the
IAP and communication routines.
Figure 2.
Up to 128 Kbytes of high density Flash program single voltage Flash memory
Up to 2K bytes true data EEPROM
Read while write: Writing in data memory possible while executing code in program
memory.
User option byte area
Main program memory: Up to 128 Kbytes minus UBC
User-specific boot code (UBC): Configurable up to 128 Kbytes
Up to
128 Kbytes
Flash
program
memory
Data
EEPROM
memory
Flash memory organisation
Remains write protected during IAP
Data memory area (2 Kbytes)
Write access possible for IAP
Doc ID 14733 Rev 11
Program memory area
Option bytes
UBC area
Figure
2.
Programmable area from 1 Kbyte
(2 first pages) up to 128 Kbytes
(1 page steps)
(Table
Product overview
13.), in
15/105