ST62T20CM6 STMicroelectronics, ST62T20CM6 Datasheet - Page 40
![IC MCU 8BIT OTP 4K 20 SOIC](/photos/6/56/65691/497-20-soic__7_5mm_width__series_sml.jpg)
ST62T20CM6
Manufacturer Part Number
ST62T20CM6
Description
IC MCU 8BIT OTP 4K 20 SOIC
Manufacturer
STMicroelectronics
Series
ST6r
Datasheet
1.ST62T10CB6.pdf
(104 pages)
Specifications of ST62T20CM6
Core Processor
ST6
Core Size
8-Bit
Speed
8MHz
Peripherals
LVD, POR, WDT
Number Of I /o
12
Program Memory Size
4KB (4K x 8)
Program Memory Type
OTP
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Controller Family/series
ST6
No. Of I/o's
12
Ram Memory Size
64Byte
Cpu Speed
8MHz
No. Of Timers
2
Rohs Compliant
Yes
Processor Series
ST62T2x
Core
ST6
Data Bus Width
8 bit
Data Ram Size
64 B
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
12
Number Of Timers
2
Operating Supply Voltage
3 V to 6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST622XC-KIT/110, ST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-II
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Details
Other names
497-2099-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ST6208C/ST6209C/ST6210C/ST6220C
I/O PORTS (Cont’d)
Table 10. I/O Port Option Selections
Note 1. Provided the correct configuration has been selected (see
40/104
1
Open drain output (20 mA)
Open drain output (5mA)
Push-pull output (20 mA)
DDRx
DDRx
DDRx
DDRx
DDRx
DDRx
Push-pull output (5mA)
0
0
0
0
1
1
with interrupt
Analog Input
Reset state
with pull up
with pull up
MODE
ORx
ORx
ORx
ORx
ORx
ORx
Input
Input
Input
0
0
1
1
0
1
DRx
DRx
DRx
DRx
DRx
DRx
0/1
0/1
1
0
0
1
AVAILABLE ON
PA0-PA3
PB0-PB7
PA0-PA3
PB0-PB7
PA0-PA3
PB0-PB7
PB0-PB3
(ST6210C/20C
only)
PB4-PB7
(All devices,
except ST6208C)
PB0-PB7
PA0-PA3
PB0-PB7
PA0-PA3
(1)
V
V
V
DD
DD
V
V
V
DD
DD
DD
DD
V
V
V
Table
DD
DD
DD
SCHEMATIC
9).
ADC
P-buffer disconnected
Data out
Data out
Data in
Interrupt
Data in
Interrupt
Data in
Interrupt