STM32F100VBT6B STMicroelectronics, STM32F100VBT6B Datasheet - Page 63
![MCU 32BIT 128K FLASH 100LQFP](/photos/12/15/121536/stmicroelectronics-_100-lqfp_sml.jpg)
STM32F100VBT6B
Manufacturer Part Number
STM32F100VBT6B
Description
MCU 32BIT 128K FLASH 100LQFP
Manufacturer
STMicroelectronics
Series
STM32r
Specifications of STM32F100VBT6B
Featured Product
STM32 Value Line
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
24MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
80
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Processor Series
STM32F100x
Core
ARM Cortex M3
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
I2C, SPI, USART
Maximum Clock Frequency
24 MHz
Number Of Programmable I/os
80
Number Of Timers
6
Operating Supply Voltage
2 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWARM, EWARM-BL, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
STM32100B-EVAL
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
On-chip Dac
12 bit, 2 Channel
For Use With
STM32100B-EVAL - EVAL BOARD FOR STM32F100VBT6
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-10659
STM32F100VBT6B
STM32F100VBT6B
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F100VBT6B
Manufacturer:
STMicroelectronics
Quantity:
5 850
Company:
Part Number:
STM32F100VBT6B
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F100VBT6B
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM32F100VBT6BTR
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB
Table 39.
1. Guaranteed by design, not tested in production.
2. f
3. The maximum hold time of the Start condition only has to be met if the interface does not stretch the low
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
t
w(STO:STA)
Symbol
t
t
t
t
t
w(SCLH)
t
w(SCLL)
t
su(SDA)
t
t
t
su(STO)
t
su(STA)
h(SDA)
4 MHz to achieve fast mode I
maximum I2C fast mode clock.
period of SCL signal.
undefined region of the falling edge of SCL.
h(STA)
r(SDA)
r(SCL)
f(SDA)
f(SCL)
PCLK1
C
b
must be higher than 2 MHz to achieve standard mode I
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
Start condition hold time
Repeated Start condition setup
time
Stop condition setup time
Stop to Start condition time (bus
free)
Capacitive load for each bus line
I
2
C characteristics
Parameter
2
C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz
Doc ID 16455 Rev 6
Standard mode I
Min
250
0
4.7
4.0
4.0
4.7
4.0
4.7
(3)
2
C frequencies. It must be higher than
1000
Max
300
400
2
C
(1)
Electrical characteristics
Fast mode I
Min
100
0
1.3
0.6
0.6
0.6
1.3
0.6
(4)
2
900
Max
C
300
300
400
(1)(2)
(3)
Unit
63/87
pF
µs
ns
µs
µs
µs